Author Details

Shah, Dilip D.

  • Vol 9, No 1 (2018) - RESEARCH ARTICLES
    Impact of Xilinx ISE Design Suite’s MAP and Generate Programming Optimization Settings on FPGAs Bitstream Size
    Abstract