Implementation of UART with CALBO
Abstract
Full Text:
PDFReferences
Alauddin Mohd. Ali, Bambang Sunaryo Suparjo, IshakAris, et al. Design of a Micro - UART for SoC application. Int J Comput Elect Eng, Elsevier Science, USA. 2004; 30(4): 257–268p.
Nennie Farina Mahat, 2012. Design of 9 – Bit UART Module Based on Verilog HDL. in Proceedings of 10th IEEE International Conference on Semiconductor Electronics (ICSE), 19–21st Sept. 2012, DOI: 10.1109/SMElec.2012.6417210, 570–573p.
Nishtha Singh, Sangeeta Mangesh, Power Analysis and Synthesis of BIST Technique on UART, IOSR J VLSI Design Signal Process (IOSR – JVSP) 2014; 4(6), Ver II: 4–10p.
Arun Khosla, Balwinder Singh, Shikha Kakar, Implementation of BIST Capability using LFSR Techniques in UART. Int J Recent T Eng May 2009; 1(3): 301–304p.
Serra M., Slater T., Muzio J. C., et al. The Analysis of One-dimensional Linear Cellular Automata and their Aliasing Properties, IEEE T Comput Aid D July 1990; 9: 767–778p.
Thyagaraju Damarla, Avinash Sathaye, Applications of One- dimensional Cellular Automata and Linear Feedback Shift Registers for Pseudo- exhaustive Testing, IEEE T Comput Aid D 1993; 12(10): 1580–1591p.
Stanley L. Hurst, VLSI Testing Digital and Mixed Analogue/Digital Techniques, The Institution of Electrical Engineers, London, 1998.
DOI: https://doi.org/10.37591/jomsd.v2i1.5225
Refbacks
- There are currently no refbacks.
Copyright (c) 2021 Journal of Microelectronics and Solid State Devices