Open Access Open Access  Restricted Access Subscription or Fee Access

Impact of Source/Drain Engineering on Performance of Single Gate and Dual Gate Junctionless MOSFET

Jyotsana Singh, Narendra Yadava

Abstract


Abstract: This letter is the study on impact of source/drain engineering on Single Gate (SG) and Dual Gate (DG) Junctionless MOSFET. Both the proposed MOSFET have Gate Stacking and highly doped source/drain region, so name suggested is Highly Doped Source Drain Gate Stack Junctionless (HDSD-GSJL) MOSFET. Here we investigate the effect of highly doped source/drain, gate stacking and double gate on junctionless MOSFET. The investigation is performed in relations of Analog and RF figure of merits (FOMs). In the paper major FOMs, output conductance (gd), Transconductance Frequency Product (TFP), cut-off frequency (fT) and transconductance (gm) is analyzed. The result shows that Double Gate HDSD-GSJL MOSFET exhibit high gm, high ft and high TFP. The structure is analyzed and designed using ATLAS 2D TCAD tools.

Keywords: HDSD-GSJL, SG, DG, Analog and RF FOMs

Cite this

Article Jyotsana Singh, Narendra Yadava, R.K. Chauhan. Impact of Source/Drain Engineering on Performance of Single Gate and Dual Gate Junctionless MOSFET. Journal of Semiconductor Devices and Circuits 2019; 6(1): 10–14p. 


Full Text:

PDF


DOI: https://doi.org/10.37591/josdc.v6i1.2534

Refbacks

  • There are currently no refbacks.


Copyright (c) 2019 Journal of Semiconductor Devices and Circuits

Publisher: STM Journals, an imprint of CELNET (Consortium e-Learning Network Pvt. Ltd.)

Address: A-118, 1st Floor, Sector-63, Noida, Uttar Pradesh-201301, India

Phone no.: 0120-478-1215/ Email: [email protected]