Design of Energy Efficient Clock System
DOI:
https://doi.org/10.37591/jovdtt.v9i2.2573Keywords:
sub threshold, Voltage Controlled Oscillator (VCO), Current Starved VCO (CSVCO), Clock Distribution Network (CDN), Power Delay product (PDP), Energy Delay product (EDP), Slew Latency Product (SLP), Monte Carlo simulation.Abstract
Energy efficiency is a key metric for energy constrained Ultra Low Power (ULP) VLSI applications such as wireless sensor nodes, pace makers, hearing aids etc. These applications need clock system in their signal processing and communication sub-system. Moreover, clock system plays a vital role in governing the reliability, power consumption and performance of synchronous system. In today’s era of portable electronics, power consumption has emerged as a forefront design metrics. Sub-threshold operation of device is an excellent option to have the ULP system. However, degraded performance and exacerbated variability are the major concerns of sub-threshold circuits. This work investigates the performance of CMOS clock system and hybrid (combination of CMOS and DTMOS) clock system in sub-threshold regime. The results indicate that the proposed hybrid clock system exhibit better output frequency, SLP, PDP, EDP and robustness compared to CMOS clock system.
Keywords: Sub threshold, Voltage Controlled Oscillator (VCO), Current Starved VCO (CSVCO), Clock Distribution Network (CDN), Power Delay product (PDP), Energy Delay product (EDP), Slew Latency Product (SLP), Monte Carlo simulation
Cite this Article
Walunj RA, Pable SD, Kharate GK. Design of Energy Efficient Clock System. Journal of VLSI Design Tools & Technology. 2019; 9(2): 1–8p.
References
International Technology Roadmap for Semiconductors (ITRS), 2005 http://www.itrs.net.
Soleman, H., and Roy, K. (1999), “Ultra-low power Digital Sub-threshold Logic Circuits,” in International Symposium on Low Power Electron. Design, 1999, pp.94-96, doi: 10.1145/313817.313874
Tolbert, J., X. Zhao, S. K. Lim, and S. Mukhopadhyay.2009.“Slew-Aware Clock Tree Design for Reliable Sub-Threshold Circuits.”International Symposium of LowPower Electronics and Design15–20. doi:10.1145/1594233.1594239
Seok, M., D. Blaauw, and D. Sylvester.2010.“ClockNetwork Design for Ultra-Low Power Applications.”Proceedings of the 16th ACM/IEEE InternationalSymposium on Low Power Electronics and Design,ACM, Austin, TX. 271–276. doi:10.1145/1840845.1840901.
Zhao, X., J. Tolbert, C. Liu, S. Mukhopadhyay, and L. S. Kyu 2011,“Variation-Aware Clock Network Design Methodology for Ultra-Low Voltage (ULV) Circuits.” IEEE/ACM International Symposium on Low Power Electronics and Design, Fukuoka, Japan.doi:10.1109/ISLPED.2011.5993615
Jorgenson, R. D., L. Sorensen, D. Leet, M. S. Hagedorn, D.R. Lamb, T. H. Friddell, and W. P. Snapp.2010.“Ultralow-Power Operation in Sub-Threshold RegimesApplying Clockless Logic.”Proceedings IEEE98 (2):299–314. doi:10.1109/JPROC.2009.2035449.
Ghavami,B.,H. Pedram, and M.Najibi .2009.“An EDA Tool for Implementation of Low Power and Secure Crypto-Chips.” Elsevier, Computer and Electrical Engineering 35(2): 244–257. doi:10.1016/j.compeleceng.2008.06.014.
Kamalinejad, P., K. Keikhosravy, R. Molavi, S. Mirabbasi,and V. Leung2014.“An Ultra-Low-Power CMOSVoltage-Controlled Ring Oscillator for Passive RFIDTags.”International New Circuits and SystemsConference, IEEE, Trois Rivieres, QC. 456–459. doi:10.1109/NEWCAS.2014.693408.
X.Zhang,A.B Apsel, “ A Low Variation GHz Ring Oscillator with Addition Baed Current Source,” 2009 IEEE.
Baker, J(2010), “CMOS Circuit Design Layout and Simulation,”3rd_Edition, IEEE Press , John Wiley & Sons , Inc. , Publication
H. Soeleman, K. Roy, B. Paul, “Robust Subthreshold Logic for Ultra-Low Power Operation” IEEE transactions on very Large Scale Integration (VLSI) Systems, VOL. 9, NO. 1, FEBRUARY 2001.
Walunj R.A, Pable S.D and Kharate G.K, “Design of Robust Ultra-Low Power CMOS Voltage Controlled Ring Oscillator with Enhanced Performance,”in International Conference On Advances in Communication and Computing Technology (ICACCT), IEEE, 2018,doi: 10.1109/ICACCT.2018.8529360
Berkeley Predictive Technology Model, UC Berkeley Device Group. [Online]. Available: /http//www.eas.asu.edu/ptm.
Friedman E.G, (2001), “Clock Distribution Networks in Synchronous Digital Integrated Circuits,” Proceedings of IEEE, 89(5),665–692.
Chaturvedi R. and.Hu J., (2004), “Buffered Clock Tree for High Quality IC Design,” International Symposium on Quality Electronic Design, IEEE
R.A. Walunj, S.D. Pable, G.K. Kharate. Design of Slew Aware Clock Distribution Network for Ultra Low Power Sub-threshold Applications.Journal of VLSI Design Tools & Technology. 2019; 9(1): 22–37p.
R. A. Walunj, S. D. Pable & G. K. Kharate (2018) Design considerations andoptimisation of clock circuit for ultra-low power sub-threshold applications, Australian Journal of Electrical and Electronics Engineering, 15:3, 98-117, DOI: 10.1080/1448837X.2018.1527101
Downloads
Published
Issue
Section
License
Thank you for submitting the manuscript to the Journal of VLSI Design Tools & Technology. With the online journal management system that we are using, you will be able to track its progress through the editorial process by logging in to the journal web site:
An author may request for withdrawal of his/her manuscript, within a week's
time (w.e.f. the date of submission of the manuscript). The Author is
recommended to follow strictly the Instructions in Manuscript Withdrawal
Policy (As per URL given below)
http://stmjournals.com/pdf/manuscript%20withdrawl.pdf
If you have any questions, please contact me. Thank you for considering this
journal as a venue for your work.
