Open Access Open Access  Restricted Access Subscription or Fee Access

A Novel Design for Power Reduction in Arithmetic Circuits using MTCMOS Technology

Vijayanand K, Sureshkumar N

Abstract


In CMOS logic circuits, the reduction in the threshold voltage due to voltage scaling leads to increase in the subthreshold leakage current and hence static power dissipation. Although power consumption is important for modern VLSI design, operation speed and occupied area are still the main requirements of the VLSI design. Multi threshold voltage CMOS (MTCMOS) technology is a good solution which provides a high performance and low-power design without any area overhead. MTCMOS technology provides the transistors that have low, normal and high threshold voltage. The low-threshold voltage transistors are used to reduce the propagation delay time in the critical path, the high-threshold voltage transistors are used to reduce the power consumption in the shortest path. This paper describes a low-power and high speed design for full adder, full subtractor and 4×4 carry save multiplier circuits with Multi-threshold CMOS (MTCMOS) technology using Microwind EDA tool.    

 

Keywords: MTCMOS, full adder, full subtractor, CMOS circuit, leakage current, low power design.


Full Text:

PDF

Refbacks

  • There are currently no refbacks.


Copyright (c) 2019 Journal of VLSI Design Tools & Technology



eISSN: 2249–474X