Open Access Open Access  Restricted Access Subscription or Fee Access

Challenges Beyond 100 nm MOS Devices

savita maurya, sarita Shrivastava


MOS devices have been aggressively scaled down in research and in the production in last few years. Sub-100 nm feature size MOS circuits have been used for many. However, many serious limitations and problems emerged with such a small geometry MOSFETs are used to realize very large-scale integrated circuits. Commercial 45 nm technology node, has much higher production cost and it is one of the greatest concern for scaling down devices beyond 10 nm. This paper deals with challenges and limits of beyond 100 nm technology. Possible limiting factors for the scaling of devices have also been elaborated.


Keywords: MOS technology, device scaling, semiconductor manufacturing

Full Text:




  • There are currently no refbacks.

Copyright (c) 2019 Journal of VLSI Design Tools & Technology

eISSN: 2249–474X