Analysis and Implementation of Folding and Interpolating Analog to Digital Converter using Submicron CMOS Technology

Abstract

This paper presents folding and interpolating ADC with resolution of 5 bit. The simulation result is carried out using 0.18 μm CMOS process technology with supply voltage 1.8 V. This folding and interpolating ADC consumes less power than other, and it is 10 mW. The rate of conversion is 50 MS/S. So, it is suitable for low power application and medium resolution portable devices.

Keywords: Folding ADC, interpolating, ADC, low power comparator