Comparative Analysis of Different SRAM Cells Architecture at 70 nm

Abstract

There are severe constraints which affect the real time operation of SRAM cells. With increasing demand of device scaling, the performance parameters of SRAM cells are affected. Our main purpose is to maintain performance of memory cells in real time operation. Here, we considered three basic parameters stability, leakage current and delay for compression of various SRAM cell architectures. In this paper, we considered conventional 6T, asymmetric 7T, asymmetric 8T and asymmetric 9T SRAM cells and calculated various design parameters using simulation of mentioned circuits at 70 nm. Here, to find better parametric compression, different cell ratios were also considered. From the simulation results, it is found that using MTCMOS design techniques, leakage current is effectively suppressed but on account of delay penalty. The delay penalty can also be minimized by selecting properly sized inverter cell.

Keywords: SRAM, stability, SNM, MTCMOS

Cite this Article
Nidhi Tiwari, Vaibhav Neema, Rangra
Kamal J et al. Comparative Analysis of
Different SRAM Cells Architecture at
70 nm. Journal of VLSI Design Tools &
Technology. 2018; 8(2): 33–41p.