Journal of VLSI Design Tools & Technology (JoVDTT)

Deore, Sareeka Tulshiram, Department of Electronics and Telecommunication, D.Y. Patil College of Engineering, Pune, Maharashtra, India, India

• Vol 8, No 3 (2018) - Articles
  An Area Delay Optimized Carry-Select Adder
  Abstract