Low Power Area Efficient 4×4 Vedic Multiplier using GDI half adders with Better Delay Performance
DOI:
https://doi.org/10.37591/joci.v10i2.3338Abstract
In the field of VLSI, wireless communication and digital signal processing, low power and area efficient architectures are considered. Majority of such applications uses multiplication. The multiplication is done using repetitive addition and shift and add method. It consumes more area delay and power. Vedic multiplier is one of the efficient multiplier. It is designed using different Vedic techniques or sutras, which reduces the area, power consumption and provide better delay performance. In this paper a Vedic multiplier is designed using GDI half adders and full adders. The full adders are made with these GDI half adders. The GDI half adders are low power and area efficient than PTL and conventional half adders. The proposed Vedic multiplier is area efficient, consumes less power and better delay when compared to Vedic multiplier using pass transistor logic (PTL).Simulations are done using cadence virtuoso in 180 nm technology. Power, delay and no of transistors are the performance parameter.
Keywords: Vedic multiplier, pass transistor logic (PTL), GDI technique (Gate Diffusion Input), CADENCE VIRTUOSO (Tool)
Downloads
Published
Issue
Section
License
Journal Title:
Title of the Paper:
Corresponding Author’s Information:
Name: Address:
E-mail:
Contact Number:
It is herein agreed that: The copyright to the above-listed unpublished and original article is transferred to STM Journals.
This copyright transfer covers the exclusive right to reproduce and distribute the contribution, including reprints, translations, photographic reproductions, microform, electronic form (offline, online), or any other reproductions of similar nature.
I/We declare that above manuscript is not published already in part or whole (except in the form of abstract) in any journal or magazine for private or public circulation, and, is not under consideration of publication elsewhere.
I/ We warrant(s) that his/her/their contribution is original, except for such excerpts from copyrighted works as may be included with the permission of the copyright holder and author thereof, that it contains no libelous statements, and does not infringe on any copyright, trademark, patent, statutory right, or propriety right of others.
I/We will not publish his/her/their above said contribution anywhere else without the prior written permission of the publisher unless it has been changed substantially. I/We also agree to the authorship of the article in the following order: Author(s) Name Signature(s)
1. ________________
2. ________________
3. ________________
4. ________________
The author(s) agree to the terms of this Copyright Notice, which will apply to this submission if and when it is published by this journal (comments if any to the editor can be added below).
