Literature Survey of On-chip Architectures and Arbitration Algorithms
Abstract
Keywords
Full Text:
PDFReferences
Round-Robin Arbiter Design and Generation. In Proceedings of the International Symposium on System Synthesis. Oct 2002; 243–248p.
Stallings W. Data and Computer Communications. 5th Edn. NJ: Prentice Hall; 1997.
Prakash Rashinkar, Peter Paterson, Leena Singh. System-On-A-Chip Verification: Methodology and Techniques. Kluwer Academic Publishers.
Shin ES, Mooney VJ III, Riley GF. Round-Robin Arbiter Design and Generation. Georgia Institute of Technology, Atlanta, GA, Technical Report GIT-CC-02-38. 2002. Available HTTP: http://www.cc.gatech.edu/tech_reports.
Kanishka Lahiri, Anand Raghunathan. Lottery Bus: A New High-Performance Communication Architecture for System-on-chip Designs. DAC 2001, ACM, USA. Jun 18–22, 2001.
Chao HJ, Lam CH, Guo X. A Fast Arbitration Scheme for Terabit Packet Switches. Proceedings of IEEE Global Telecommunications Conference. 1999; 1236–1243p.
Performance Analysis of different Arbitration Algorithm of the AMBA AHB Bus. Design Automation Conference (DAC'04). 2004; 41(2004): 618–621p.
Hsiao-Hui Yao, Chih-Peng Fan (2006), “Design and Implementation of A Lottery – based Bandwidth Guaranteed and Low
Latency Arbiter for On-Chip Bus”, July 2006 White Papers at Silicon.com
K.K. Ryu, E. Shin and V. J. Mooney (2001). A Comparison of Five Different Multiprocessor SoC Bus Architectures. 2001 IEEE.
Sorren Sonntag and Helmut Reinig (2008), “An Efficient Weighted-Round Robin algorithm for Multiprocessor Architectures,” Proc. 41st Annual Simulation Symposium, IEEE Computer Society of India.
Ari Kulmala, Erno Salminen and Timo. D. Hamalainen (2008), “Distributed Bus Arbitration Algorithm Comparison on FPGA Based MPEG-4 Multiprocessor SoC,” IET Transactions on Computer and Digital Techniques, July 2008, Vol. 2, Issue 4, 314-325p.
Yi Xu Li Li Ming-lun Gao Bing Zhang Zhao-yu Jiang Gao-ming Du Wei Zhang (2006), “An Adaptive Dynamic Arbiter for Multiprocessor SoC,” Proc. International Conference of Solid State and Integrated Circuit Technology, Oct 2006, Pg.1993-1996.
Krishna Sekar, Kanishka Lahiri, Anand Raghuathan and Sujit Dey (2008), Dynamically Configurable Bus Topologies for High-Performance On-Chip Communication. IEEE Transactions on VLSI Systems, Vol.16, No.10, Oct. 2008, 1413-1425p.
DOI: https://doi.org/10.37591/jomea.v4i1.5247
Refbacks
- There are currently no refbacks.
Copyright (c) 2021 Journal of Microcontroller Engineering and Applications