Detection of Fault and Protection of Faulted Distribution Feeder with Field Programmable Gate Array Using State Diagrams

Authors

  • Arindam Biswas Neotia Institute of Technology, Management & Science, Jhinga, West Bengal 743368, India
  • Sujit Dhar Neotia Institute of Technology, Management & Science, Jhinga, West Bengal 743368, India
  • Ashoke Kumar Basu Neotia Institute of Technology, Management & Science, Jhinga, West Bengal 743368, India
  • Amarnath Sanyal Neotia Institute of Technology, Management & Science, Jhinga, West Bengal 743368, India

DOI:

https://doi.org/10.37591/jomea.v2i2.5270

Keywords:

Field programmable gate array (FPGA), state diagram, sub-station, fault detection, over-current delay

Abstract

A hardware-efficient algorithm for fast fault-detection in feeders radiating out of a distribution substation and its subsequent clearance from the system for safe operation of the healthy parts has been presented in the paper. State diagrams used to design the circuit.The general purpose SPARTANE 3AN FPGA kit has been employed for developing the protective over-current relay. All the coding has been done using the hardware description language VERILOG. To avoid malfunctioning due to transient over-currents, a delay-logic has been used for built-in relay operation. The performance of the proposed scheme has been evaluated through case-studies on a hypothetical 11 kV bus-feeders of a 132/66/33/11 kV substation. The experimental results on fault currents converted to digital voltage signals show that the hardware scheme is feasible for all practical applications

References

Wen-Hui Chen, Decentralized Fault Diagnosis and Its Hardware Implementation for Distribution Substations, in IEEE T Power Delivery, April, 2012; 27(2): 902–909p.

Sekine Y, Akimoto Y, Kunugi M., et al. Fault Diagnosis of Power Systems, in Proc. IEEE. May 1992; 80(5): 673–683p.

Dhar S, Biswas A, Basu AK., et al. Detection and Protection of Faulted Distribution Feeder Using Field Programmable Gate Array, Indian J Power River Valley Organization, 2014.

Valsan SP, Swarup KS, Protective Relaying For Power Transformers Using Field Programmable Gate Array, Inst Eng Technol Elect Power Appl. March, 2008; 2(2): 135–143p.

Xue J, Sun L, Liu M., et al. Research on High-Speed Fuzzy Reasoning with FPGA for Fault Diagnosis Expert System, in Proc Int Conf Mech Autom. August, 2009; 3005–3009p.

Chen WH, Liu CW, Tsai MS, Fast Fault Section Estimation In Distribution Substations Using Matrix-Based Cause-Effect Networks, IEEE T Power Del. Oct. 2001; 16(4): 522–527p.

Maxfield Clive, The Design Warrior's Guide To FPGAs: Devices, Tools and Flows, Elsevier, 2004; 4p. ISBN: 978-0-7506-7604-5.

Kuon I, Rose J. Measuring the Gap Between FPGAs and ASICs, Proceedings of the International Symposium on Field Programmable Gate Arrays, Monterey, California, USA, 2006, FPGA'06, 21p.

Wisniewski, Remigiusz, Synthesis of Compositional Microprogram Control Units for Programmable Devices, Computer Science and Telecommunications, University of Zielona Góra, 2009, 153p, ISBN 978-83-7481-293-1.

Published

2021-02-08

Issue

Section

Review Articles