Open Access Open Access  Restricted Access Subscription or Fee Access

A Survey on the various Adibatic Logic Styles used for Circuit Design in IOT & WSN Applications

Ambika Naik, Dr. Madhumathy .P

Abstract


 

Abstract— This paper describes about different adiabatic logics are used which are all used to provide low power and high speed. Low power circuits and designs are the need of the hour as they find applications in electronic components which have power efficient processing capabilities. For IOT based applications we need to design low power VLSI circuits that utilize adiabatic logic in order to enhance the security and reduce the power consumption. It should additionally have small area (have lesser transistors in the circuit) , and operate on minimal voltage supply.  Since there are many logic styles in the existing literature work on adiabatic logic styles, we need to understand the target parameters and the appropriate logic style required to implement the design of the various devices used in an IOT network. After an extensive survey it was observed that ECRL is best suitable for use in IOT based application where we look for high speed and low power consumption; also, RECL, 2LAL, SPGAL, SAL, SQAL can be used when smaller area of the circuit, high security and good reliability is of prime importance. Different tools could be used to design the low power circuits such as Micro wind, Tanner, Cadence Virtuoso and HSPICE


Keywords


Adiabatic Logic, IOT, VLSI , Portable devices,WSN Application

Full Text:

PDF

References


Mirzakuchaki, Sattar & Heidari, Arash. (2019). Ultra Low Power Symmetric Pass Gate Adiabatic Logic With CNTFET for Secure IoT Applications. Iranian Journal of Electrical and Electronic Engineering. 15. 10.22068/IJEEE.15.2.275.

https://en.wikipedia.org/wiki/Internet_of_things

Sapna, R. Devasia, Y. Sarbhai and G. Sharma, "Comparative Analysis of ECRL and TSEL Adiabatic Logic Styles," 2018 International Conference on Current Trends towards Converging Technologies (ICCTCT), Coimbatore, 2018, pp. 1-6, doi: 10.1109/ICCTCT.2018.8550948.

S. Goyal, G. Singh and P. Sharma, "Variation of power dissipation for Adiabatic CMOS and conventional CMOS digital circuits," 2015 2nd International Conference on Electronics and Communication Systems (ICECS), Coimbatore, 2015, pp. 162-166, doi: 10.1109/ECS.2015.7124860.

A. Chaudhuri, M. Saha, M. Bhowmik, S. N. Pradhan and S. Das, "Implementation of circuit in different adiabatic logic," 2015 2nd International Conference on Electronics and Communication Systems (ICECS), Coimbatore, 2015, pp. 353-359, doi: 10.1109/ECS.2015.7124923.

Gary K. Yeap. 1998. Practical low power digital VLSI design. Kluwer Academic Publishers, USA.

M. Gautam, U. Nirmal and R. Jain, "Low power sequential circuits using improved clocked adiabatic logic in 180nm CMOS processes," 2016 International Conference on Research Advances in Integrated Navigation Systems (RAINS), Bangalore, 2016, pp. 1-4, doi: 10.1109/RAINS.2016.7764394

http://users.ece.utexas.edu/~mcdermot/vlsi-2/Lecture_1.pdf

R. Yadav, A. Bakshi, J. Chowdhury and J. K. Das, "Adiabatic approach for charge restoration in low power digital circuits," 2018 2nd International Conference on Inventive Systems and Control (ICISC), Coimbatore, 2018, pp. 473-477, doi: 10.1109/ICISC.2018.8399117.

R. Narimani , et al., “A comprehensive analysis on the resilience of adiabatic logic families against transient faults”, Integration, the VLSI Journal, Volume 72, 2020, Pages 183-193,ISSN 0167-9260,https://doi.org/10.1016/j.vlsi.2020.01.004.

Kumar, S. & Thapliyal, Himanshu & Mohammad, Azhar & Singh, Vijay & Perumalla, Kalyan. (2016). Energy-Efficient and Secure S-Box Circuit Using Symmetric Pass Gate Adiabatic Logic. 308-313. 10.1109/ISVLSI.2016.45.

Priyanka, Ms. and P. Chandrasekar. “IMPLEMENTATION OF SUBTHRESHOLD ADIABATIC LOGIC FOR ULTRA LOW-POWER APPLICATION.” (2017).

Dhanasekar, J., V. K. Sudha and R. Johnson. “A Study on Conventional SRAM and Adiabatic SRAM.” International journal of scientific research in science, engineering and technology 3 (2017): 531-535.

M. Avital, H. Dagan, I. Levi, O. Keren and A. Fish, "DPA-Secured Quasi-Adiabatic Logic (SQAL) for Low-Power Passive RFID Tags Employing S-Boxes," in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 62, no. 1, pp. 149-156, Jan. 2015, doi: 10.1109/TCSI.2014.2359720.




DOI: https://doi.org/10.37591/jomea.v9i2.6415

Refbacks

  • There are currently no refbacks.


Copyright (c) 2022 Journal of Microcontroller Engineering and Applications