Detection of Fault and Protection of Faulted Distribution Feeder with Field Programmable Gate Array Using State Diagrams

Abstract

A hardware-efficient algorithm for fast fault-detection in feeders radiating out of a distribution substation and its subsequent clearance from the system for safe operation of the healthy parts has been presented in the paper. State diagrams used to design the circuit.The general purpose SPARTANE 3AN FPGA kit has been employed for developing the protective over-current relay. All the coding has been done using the hardware description language VERILOG. To avoid malfunctioning due to transient over-currents, a delay-logic has been used for built-in relay operation. The performance of the proposed scheme has been evaluated through case-studies on a hypothetical 11 kV bus-feeders of a 132/66/33/11 kV substation. The experimental results on fault currents converted to digital voltage signals show that the hardware scheme is feasible for all practical applications.

Keywords: Field Programmable Gate Array (FPGA), State diagram, Sub-station,Fault detection, Over-current delay

Cite this Article

Arindam Biswas, Sujit Dhar, Ashoke Kumar Basu, et al. Detection of Fault and Protection of Faulted Distribution Feeder with Field Programmable Gate Array Using State Diagrams, Microprocessor Engineering and Application. 2015; 2(2): 5–12p.