Open Access Open Access  Restricted Access Subscription or Fee Access

Design and Implementation of Low Power Area Effective 2×4 Decoder for SARM Applications Using 16 nm Technology.

G. Bhavana, A. V. Paramkusam

Abstract


This project involves analysis of Modified Mixed Logic Design abbreviated as MMLD which includes following design logics: Complementary Metal Oxide Semiconductor abbreviated to CMOS logic design, Gate Diffusion Input abbreviated as GDI technique, and Dual Value Logic called as DVL. Two logic styles are used in this paper study to reduce power dissipation and delay time which are fourteen 14-transistor and fifteen 15-transistor decoders. Every situation requires the use of both regular and inverted decoders. In comparison to conventional CMOS logic design, the suggested decoder provides full swing with a smaller number of transistor transistor-counts around 12 transistors. , Which which exhibits a reduced power dissipation and delay when compared to other conventional logic design styles.


Full Text:

PDF

References


Balobas D, Konofaos N. Design of Low Power, High Performance 2-4 and 416 Mixed-Logic Line Decoders. IEEE Trans Circuits Syst-II Express Briefs. 2017 Feb; 64(2): 176–180.

Kiran G, Narayana Reddy LML. Design of Area Efficient High Performance 2–4 and 4–16 Mixed-Logic Line Decoders. International Journal of Professional Engineering Studies (IJPES). 2017 Dec; 9(4).

Simma Ranjitha, Pasumarthy Srikanth. Design of Decoders using Mixed Logic for Various Applications. Int J Eng Adv Technol (IJEAT). 2017 Aug; 6(6): 43–47. ISSN: 2249 – 8958.

Raut Priyanka M, Deshmukh RM. Design of Low-Power 2– 4 Mixed Logic Line Decoders with Clock Based Technique. Int Res J Eng Technol (IRJET). 2018 May; 05(05): 2785–2789. e-ISSN: 2395-0056.

Ireneusz Brzozowski, Łukasz Zachara, Andrzej Kos. Designing Method of Compact n-to-2n Decoders. Int J Electron Telecommun. 2013 Dec; 59(4): 405–413. DOI: 10.2478/eletel-2013-0050.

Kokkanti Faseeha Tabassum, Sudhir Dakey. Design of Area and Power Efficient Line Decoders for SRAM. Int J Emerg Technol Eng Res (IJETER). 2017 Nov; 5(11): 51–56.

Vipul Bhatnagar, Chandani Attri, Sujata Pandey. Optimization of row decoder for 128x128 6T SRAMs. IEEE International Conference on VLSI Systems, Architecture, Technology and Applications (VLSISATA). 2015; 1–4. £J18_1_4 799-7926-4115/$31.00©2015 IEEE.

Arvind Kumar Mishra, Debiprasad Priyabrata Acharya, Pradip Kumar Patra. Novel Design Technique of Address Decoder for SRAM. IEEE International Conference on Advanced Communication Control and Computing Technologies (ICACCCT). 2014; 1032–1035. ISBN No. 978-1-4799-3914- 5/14/$31.00 ©20141EEE.

Turi M, Frias J. High-performance low-power selective precharge schemes for address decoder. IEEE Trans Circuits Syst. 2008 Sep; 55(9): 917–621.

Komali D, Sridhar S, Saibabu J, Rohini Kumar B, Ameena MD. Design of Low-Power High-Performance 2-4 and 4-16 Mixed Logic Line Decoders. Int J Innov Res Comput Commun Eng. 2018 Feb; 6(2). ISSN(Online): 2320-9801.




DOI: https://doi.org/10.37591/josdc.v10i1.7201

Refbacks

  • There are currently no refbacks.


Copyright (c) 2023 Journal of Semiconductor Devices and Circuits

Publisher: STM Journals, an imprint of CELNET (Consortium e-Learning Network Pvt. Ltd.)

Address: A-118, 1st Floor, Sector-63, Noida, Uttar Pradesh-201301, India

Phone no.: 0120-478-1215/ Email: [email protected]