Open Access Open Access  Restricted Access Subscription or Fee Access

Modelling and Electrical Characterization of Single Electron Transistor

Ashok D. Vidhate, Shruti Suman

Abstract


A nano-electronic device with low power consumption, high performance, and quantum effects is the single electron transistor (SET). It's used in charge sensor applications, infrared radiation detectors, and spectroscopy. However, it faces limitations in lithography, co-tunneling effect, low gain, high output impedance, and background charges. Therefore, prior simulation is needed to optimize SET's work function and understanding physics concepts. A master equation approach is used to propose a new model for simulating the I-V characteristics of a single-electron transistor (SET) in steady-state mode. Single-electron transistors have the characteristics of Coulomb blockade oscillation (SETs). SETs are able to achieve extra functionalities with fewer components because the tunnel junction discretely controls the transfer of charges. Poor voltage gain, limited current drivability, and low temperature operating are among of the SETs' drawbacks. The advantages of both MOSFET and SET technology are combined in hybrid MOS and SET designs. Use design arithmetic to safeguard circuits from background charges, minimize circuit area and power dissipation by utilizing the special Coulomb blockade oscillation feature of SET, and boost the dependability of SET-based systems. Conventional CMOS design techniques do not fully realize the benefits of SET. The model requires minimal computation, is quick, and accurate. It compares SET simulation using this model to the master equation method of quantum transport. The model accurately reflects the SET's electrical characteristics, with the coulomb blockade effect playing a significant role.


Keywords


Single electron transistor, nano-electronic, low power consumption, tunneling, coulomb blockade

Full Text:

PDF

References


C. A. Mack, "Fifty Years of Moore's Law," in IEEE Transactions on Semiconductor Manufacturing, vol. 24, no. 2, pp. 202-207, May 2011, doi: 10.1109/TSM.2010.2096437.

Shin, E. Jang, J. W. Jeong, B. -G. Park and K. R. Kim, "Compact Design of Low Power Standard Ternary Inverter Based on OFF-State Current Mechanism Using Nano-CMOS Technology," in IEEE Transactions on Electron Devices, vol. 62, no. 8, pp. 2396-2403, Aug. 2015, doi: 10.1109/TED.2015.2445823.

P. Galy, J. Bourgeat, N. Guitard, J. -D. Lise, D. Marin-Cudraz and C. -A. Legrand, "Ultracompact ESD Protection With BIMOS-Merged Dual Back-to-Back SCR in Hybrid Bulk 28-nm FD-SOI Advanced CMOS Technology," in IEEE Transactions on Electron Devices, vol. 64, no. 10, pp. 3991-3997, Oct. 2017, doi: 10.1109/TED.2017.2741524.

R. Schaller, "Technological innovation in the semiconductor industry: A case study of the International Technology Roadmap for Semiconductors (ITRS)," PICMET '01. Portland International Conference on Management of Engineering and Technology, 2001, pp. 195 vol.1-, doi: 10.1109/PICMET.2001.951917.

Ashok D. Vidhate, Shruti Suman, “Low Power High Performance Current Mirror- A Review,” Journal of Physics, vol.1804, pp. 1-7, 2021.

J. Anders et al., "CMOS Integrated Circuits for the Quantum Information Sciences," in IEEE Transactions on Quantum Engineering, vol. 4, pp. 1-30, 2023, Art no. 5100230, doi: 10.1109/TQE.2023.3290593.

K. Suresh Kannan, D. Kandavel, S. Balamurugan, P. Rajalakshmi, K Selvakumar, "Novel electrospun nanofibers incorporated with flavonoid glycosides from Glinus oppositifolius (L.) Aug. DC. for antibacterial dressings", J. Integr. Sci. Technol. 2022, 10(1), 53-60.

Anu, A. Sharma, M. S. Khan, A. Srivastava, M. Husain and M. S. Khan, "High-Performance Single-Electron Transistor Based on Metal–Organic Complex of Thiophene: First Principle Study," in IEEE Transactions on Electron Devices, vol. 64, no. 11, pp. 4628-4635, Nov. 2017, doi: 10.1109/TED.2017.2756106.

F. J. Klüpfel, "A Compact Model Based on Bardeen’s Transfer Hamiltonian Formalism for Silicon Single Electron Transistors," in IEEE Access, vol. 7, pp. 84053-84065, 2019, doi: 10.1109/ACCESS.2019.2924913.

Rai C, Khursheed A and Haque FZ, "Review on Single Electron Transistor (SET): Emerging Device in Nanotechnology", Austin Journal of Nanomedicine & Nanotechnology, Volume 7 Issue 1, 2019;pp. 1-11.

Anil Kumar and Dharmender Dubey, "Single Electron Transistor: Applications and Limitations", Advance in Electronic and Electric Engineering, Volume 3, Number 1, 2013, pp. 57-62.

G. Deng and C. Chen, "A SET/MOS Hybrid Multiplier Using Frequency Synthesis," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 21, no. 9, pp. 1738-1742, Sept. 2013, doi: 10.1109/TVLSI.2012.2218264.

H. S. Tewari, Manojit De, "Investigation on synthesis, structural and electrical properties of Barium Stannate based complex Perovskites Ba1-xLaxSn1-xCoxO3", J. Int. Sci. Technol. 2017, 5(2), 43-46.

A. Rassekh, M. Shalchian, J. -M. Sallese and F. Jazaeri, "Tunneling Current Through a Double Quantum Dots System," in IEEE Access, vol. 10, pp. 75245-75256, 2022, doi: 10.1109/ACCESS.2022.3190617.

N. D. Stuyck et al., "An Integrated Silicon MOS Single-Electron Transistor Charge Sensor for Spin-Based Quantum Information Processing," in IEEE Electron Device Letters, vol. 41, no. 8, pp. 1253-1256, Aug. 2020, doi: 10.1109/LED.2020.3001291.

C. -C. Lai, R. C. Pan, I. -H. Wang, T. George, H. -C. Lin and P. -W. Li, "Germanium Spherical Quantum-Dot Single-Hole Transistors With Self-Organized Tunnel Barriers and Self-Aligned Electrodes," in IEEE Journal of the Electron Devices Society, vol. 11, pp. 54-59, 2023, doi: 10.1109/JEDS.2023.3235386.

S. Sharma, A. Verma, Y. Xu and B. K. Panigrahi, "Robustly Coordinated Bi-Level Energy Management of a Multi-Energy Building Under Multiple Uncertainties," in IEEE Transactions on Sustainable Energy, vol. 12, no. 1, pp. 3-13, Jan. 2021, doi: 10.1109/TSTE.2019.2962826.

H. Liu, B. X. Du and M. Xiao, "Improved Energy Density and Charge Discharge Efficiency of Polypropylene Capacitor Film Based on Surface Grafting," in IEEE Transactions on Dielectrics and Electrical Insulation, vol. 28, no. 5, pp. 1539-1546, October 2021, doi: 10.1109/TDEI.2021.009577.

X. Jehl, M. Sanquer, G. Bertrand, G. Guegan, S. Deleonibus and D. Fraboulet, "Silicon single electron transistors with SOI and MOSFET structures: the role of access resistances," in IEEE Transactions on Nanotechnology, vol. 2, no. 4, pp. 308-313, Dec. 2003, doi: 10.1109/TNANO.2003.820512.

E. Amat, F. Klüpfel, J. Bausells and F. Perez-Murano, "Influence of Quantum Dot Characteristics on the Performance of Hybrid SET-FET Circuits," in IEEE Transactions on Electron Devices, vol. 66, no. 10, pp. 4461-4467, Oct. 2019, doi: 10.1109/TED.2019.2937141.

Ashok D. Vidhate, Shruti Suman, " Single Electron Transistor Based Current Mirror: Modelling and Performance Characterization, " Journal of nano and electronic physics, vol. 13,issue no. 1, pp. 10171-10175, 2021, doi: 10.21272/jnep.13(1).01017.

Ashok D. Vidhate, Shruti Suman, “A novel low-voltage high performance current mirror,” Computer communication networking and IoT, Lecture notes in networks and systems, vol. 1, pp. 317-327, 2021, doi: 10.1007/978-981-16-0980-0_30.

H. Inokawa and Y. Takahashi, "A compact analytical model for asymmetric single-electron tunneling transistors," in IEEE Transactions on Electron Devices, vol. 50, no. 2, pp. 455-461, Feb. 2003, doi: 10.1109/TED.2002.808554.

G. Droulers, S. Ecoffey, M. Pioro-Ladrière and D. Drouin, "Metallic Single Electron Transistors: Impact of Parasitic Capacitances on Small Circuits," in IEEE Transactions on Electron Devices, vol. 64, no. 12, pp. 5202-5208, Dec. 2017, doi: 10.1109/TED.2017.2766781.

K. Miyaji, M. Saitoh and T. Hiramoto, "Compact analytical model for room-temperature-operating silicon single-electron transistors with discrete quantum energy levels," in IEEE Transactions on Nanotechnology, vol. 5, no. 3, pp. 167-173, May 2006, doi: 10.1109/TNANO.2006.869949.


Refbacks

  • There are currently no refbacks.


Copyright (c) 2024 Journal of Semiconductor Devices and Circuits

Publisher: STM Journals, an imprint of CELNET (Consortium e-Learning Network Pvt. Ltd.)

Address: A-118, 1st Floor, Sector-63, Noida, Uttar Pradesh-201301, India

Phone no.: 0120-478-1215/ Email: [email protected]