

Single Bit Low-Power High-Speed Full Adder

Sachin Pandurang Gaikwad*, Sujatha Kondakinda, Harsh Upadhyay

Department of Electronics and Telecommunication, Shree Ramchandra College of Engineering, Pune, Maharashtra, India

Abstract

This paper presents a high-speed low-power full adder cells that lead to have a reduced power-delay product (PDP). A comparison against other full-adder structure as having low PDP, in terms of speed, power consumption and area of cells is carried out. This paper contains, a hybrid 1-bit full adder design employing both complementary metal-oxide semiconductor (CMOS) and transmission gate logic styles. First implemented was the design for 1 bit then extended it for 32 bit also. The circuit is implemented using Tanner EDA tools in 125 nm technology. The circuit parameters such as power, delay, and layout area were compared with the technology and compared with the existing designs such as complementary pass-transistor logic, transmission gate adder, transmission function adder, hybrid pass-logic with static CMOS output drive full adder, and so on. In comparison with the existing full adder designs, the present implementations were more significant improvement in terms of power and speed.

Index Terms: Carry propagation adder, high speed, hybrid design, low power

*Author for Correspondence E-mail: sachinpgaikwad74@gmail.com

INTRODUCTION

Full adders, one of the most fundamental building blocks of all the electronic circuit applications, remain a key focus domain of the researchers over the years. Increased usage of the Battery-operated portable devices, demand of VLSI and ultra-large-scale integration designs with an improved power delay characteristics. Energy-efficiency is most required factor for modern systems for high-performance and/or portable application designs.

Different logic styles, each having its own merits and demerits, implemented 1-bit full adder cells [1–3]. The designs, reported yet, classified into two categories: 1) static style and 2) dynamic style. Static full adders more reliable, simpler with less power requirement but the on chip area requirement is larger than its dynamic one [1,2].

Due to the rapid growth in electronic devices with constraint of power, it becomes an analytical challenge as well as a competitive task to design low-power consumption, high performance and small chip area of a circuit to increase product competitiveness for integrated circuit designers. The full adder

(FA) is interpreting as the most significant and essential building block in an arithmetic unit of electronic devices in today's competitive markets. Therefore, it becomes a more complicated issue to design a high-speed, low-power FA (LPHS-FA) occupying a small chip area. Circuit design and analysis of proposed full adder: For performance improvement and circuit complexity reduction, Boolean functions of the full adder are represented as:

$$S_o = H'Ci + HC' \quad (1)$$

$$C_o = HCi + H'A \quad (2)$$

Where, $H = A \oplus B$ and $H' = A \odot B$. A low-power, high-speed full adder is made up of an XOR–XNOR module and a sum module and a carry module. The XOR–XNOR module generates the outputs H and H' for performs XOR and XNOR logic operations on inputs A and B . Subsequently, H and H' both are applied to the sum and the carry modules for generation of sum output S_o and carry output C_o [4].

LITERATURE SURVEY

Aguirre-Hernandez and Linares-Aranda [5] design two low-power, high-speed full-adder cells with an alternative internal logic structure and pass-transistor logic styles which reduces

power-delay product (PDP). The internal logic structure has been taken as the standard configuration in most of the developed for the 1-bit full-adder module. In this configuration, the adder module is made from three main logical blocks: a XOR-XNOR gate to obtain blocks $A \oplus B$ and $\overline{A \oplus B}$, and XOR blocks to obtain the CARRY (Co) and SUM (So) outputs.

Gang et al. [4] introduces magnetic low-power high-speed full adder. Magnetic Full Adder design is based on pre-charge sense amplifier (PCSA) circuit and logic-in memory architecture. The paper is organized writing and reading scheme used in this MFA design. Thermally Assisted MTJ Writing methods are of three types: field induced magnetization switching (FIMS), thermally assisted switching (TAS) and spin torque transfer (STT).

Three types of sense amplifier (SA) suitable for hybrid MTJ/CMOS logic circuits, they are SRAM based SA, DCM based SA, and pre-charge SA (PCSA). Pre-charge Sense Amplifier gives the best sensing reliability and power efficiency in high-speed performance. PCSA consists of pre-charge, discharge sub-circuit and a pair of inverters, act as current sense amplifier.

Following method design a magnetic full adder (MFA) consisting of PCSA, MOS logic tree and MTJ cells. The 1-bit full adder function can be given by following equations

$$\sum A \oplus B \oplus C_i \quad (3)$$

$$C_o = AB + AC_i + BC_i \quad (4)$$

Where, three 1-bit inputs A, B, Carry in (Ci) generate two 1-bit outputs SUM and Carry out (Co).

Sridharan et al. [6] present a multiterinary digit (trit) adder in carbon nano tube field effect transistor design technology. This type of adder is based on a single-trit full-adder design with less complexity encoder and carry generation unit. Further, reduce the number of encoder and decoder blocks putting together with several single-trit full-adder units to aware of a multitrigit-adder. The HSPICE

simulation results show roughly 79% reduction in PDP for three-trit adders and 88% reduction in PDP for nine-trit adders in comparison to a direct realization.

Tung et al. [7] present carry modules that realized with multiplexers. The carry module is particularly implemented by an NMOS multiplexer. Both H and H' are applied to the NMOS multiplexer as the control signals, whereas Ci and A are the input signals to perform the operation in (2). In the structured NMOS MUX consist of two NMOS transistors, the carry signal is propagated in a highly efficient manner, but the disadvantage of weak signal level, which can be pulled up to Vdd through an energy storage technique which is combination of an inverter and a pull-up PMOS transistor. In other words, the weak signal level at Co is inverted to '0' at C'o to enable the pull-up transistor PMOS and the signal level at Co is pulled up.

In contrast, the sum module is implemented by a transmission gate (TG)-based multiplier. Both H and H' signals are applied to the MUX as control signals, whereas Ci and C'o perform the logical operation in (1). Giving Ci and C'o as the input to the multiplexer, the sum module acquires a simple structural advantage and an increases output driving capability. Use of the PTL technique in the circuit design gives rise to a simple configured and graceful FA.

Srinivasu and Sridharan [8] presents the multiterinary digit (trit) multiplier design in carbon- nanotube field-effect transistor (CNTFET) technology with the help of unary operators of multivalued logic. The two full adder of Sridharan et al. [6] and half adder are used in the multiplier.

Design Approach of the Proposed Full Adder

The projected full adder circuits represented are having three blocks as shown in Figure 1. Module 1 and module 2 are the XNOR modules which generate the sum signal (SUM) and module 3 generates the output carry signal (Cout). Modules explained below are designed separately such that the overall circuit is optimized in terms of power, delay, and area.




Fig. 1: Schematic Structure of Proposed Full Adder.

XNOR Module

In this adder circuit, XNOR module is fully dependable for power consumption of the entire circuit. Therefore, this module is designed to reduce the power to the best possible enlarge with avoiding the voltage deprivation possibility. Figure 2 shows the modified XNOR circuit, the power consumption is reduced considerably with the use of weak inverter (channel width of transistors being small) created by transistors Mp1 and Mn1. Full hang of the levels of output signals is assured by level restoring transistors Mp3 and Mn3. The modified XNOR explained in this paper offers high-speed and low-power (with suitable logic swing) compared with 6 T XOR/XNOR [4].




Fig. 2: XNOR Module.

Carry Generation Module

Proposed circuit, the output carry signal is considered by the transistors Mp7, Mn7, Mp8, and Mn8 as shown in Figure 3. The conscious use of strong transmission gates (channel width made larger) further decrease in propagation delay of the carry signal. The input carry signal (C_{in}) propagates through a single transmission gate (Mn7 and Mp7), reducing the overall carry propagation path considerably.




Fig. 3: Carry Generation Module.

Figure 4 shows the overall circuit diagram of the proposed full adder. The sum output of the full adder is designed by XNOR modules. The inverter comprised of transistors Mp1 and Mn1 generate B', which is effectively used to design the controlled inverter using the transistor pair Mp2 and Mn2. Output of this inverter is the XNOR of A and B. But it's having voltage degradation problem, this problem solved using pass transistors Mp3 and Mn3. The complete SUM function implemented using pMOS transistors (Mp4, Mp5, and Mp6) and nMOS transistors (Mn4, Mn5, and Mn6). Analyzing the full adder truth table, Carry out (C_{out}) generation condition has been deduced as:

If, $A = B$, then $C_{out} = B$; else, $C_{out} = C_{in}$.

The parity checked between inputs A and B as AOB function. If both are same, then C_{out} is same as B, which is designed using the transmission gate realized by transistors Mp8 and Mn8. Otherwise, the input carry signal (C_{in}) is reflected as C_{out} which is designed by another transmission gate which consist of transistors Mp7 and Mn7.




Fig. 4: Detail Circuit Diagram of Proposed Full Adder.

The increasing degradation in signal level causes faulty output and the circuit may failure under low supply voltages. It is likely that a single bit adder cell implemented for best performance may not perform well under operation to real time conditions. The driver adder cells may not provide proper input signal level to the driven cells in cascaded form. The inputs to the adder cell are fed through the buffers to include the effect of input capacitance and the outputs are also loaded with buffers for proper loading condition. The projected full adder is simulated using Tanner EDA test bench setup.

RESULTS

The simulation of the proposed adder carried out with 125 nm technology and compared with other adder circuits reported in [1–13].

With the aim to reduce both power and delay of the circuit, the energy consumption has been minimized in the proposed case. It was observed that the carry propagation delay enhanced by mostly sizing the transistors of the transmission gates between the paths from C_{in} to C_{out} and the power consumption minimized by mostly sizing the transistors in inverter circuits. Power consumption, propagation delay, and PDP of the proposed full adder along with that of existing full adders (from literature) are given in Table I for 125 nm technology [14–23]. Also the waveforms of the proposed adder with power are shown below in Figures 5 and 6.

The simulation results are shown below in tabular form in Table I with the help of literature survey.




Fig. 5: Waveform of Proposed Adder Circuit.



Fig. 6: Waveform of CMOS Adder Circuit.

Table 1: Simulation Result for 125 nm Technology with 5V Supply.

Sr. No.	Model	Power Consumed by input(W)			Delay (ps)
		A	B	Cin	
1.	CMOS adder	0	$2.54e^{-022}$	$3.91e^{-008}$	292.4
2.	Ripple Carry CMOS adder	0	$4.57e^{-024}$	$1.04e^{-008}$	303.2
3.	Proposed Adder	0	$2.31e^{-020}$	$-7.47e^{-005}$	225
4.	Proposed Ripple Carry	0	$-3.59e^{-019}$	$3.5e^{-005}$	240.1
5.	Proposed CLA adder	0	$-1.50e^{-019}$	$2.91e^{-005}$	231

CONCLUSION

In this paper, proposed a low-power single bit full adder design has been extended for 32-bit also. The competent coupling of strong transmission gates driven by weak CMOS inverters lead to fast switching speeds (in 125 nm technology) not including buffer. The full adder gives 20.56% improvement compared with best reported design in terms of PDP. The proposed full adder can be additionally used to implement a 32-bit carry propagation adder, having buffers at suitable adder stages (after three stages).

REFERENCES

1. Weste NHE, Harris D, Banerjee A, *CMOS VLSI Design: A Circuits and Systems Perspective*, 3rd ed. Delhi, India: Pearson Education, 2006.
2. Rabaey JM, Chandrakasan A, Nikolic B, *Digital Integrated Circuits: A Design Perspective*, 2nd ed. Delhi, India: Pearson Education, 2003.
3. Radhakrishnan D, Low-voltage low-power CMOS full adder, *IEEE Proc.-Circuits Devices Syst.*, Feb. 2001; 148(1): 19–24p.
4. Mariano Aguirre-Hernandez, Monico Linares-Aranda, CMOS Full-Adders for Energy Efficient Arithmetic Applications, *IEEE T. Very Large Scale Integr. (VLSI) Syst.*, 19(4): April. 2011.
5. Yi Gang, Weisheng Zhao, Jacques-Olivier Klein, *et al.* A High-Reliability, Low-Power Magnetic Full Adder, *IEEE T Magnetics*. 47(11): Nov 2011.
6. Sridharan K, Sundaraiah Gurindagunta, Vikram kumar Pudi, Efficient Multiternary Digit Adder Design in CNTFET Technology, *IEEE T Nanotech*. 12(3): May 2013.
7. Tung C-K, Shieh S-H, Cheng C-H, Low-power high-speed full adder for portable electronic applications, *Electr Lett*. 49(17): 15th August 2013.
8. Srinivasu B, Sridharan K, Low-Complexity Multiternary Digit Multiplier Design in CNTFET Technology, *IEEE T Circuits Syst.—II: Express Briefs*. 63(8): August 2016.
9. Tung C-K, Hung Y-C, Shieh S-H, *et al.* A low-power high-speed hybrid CMOS full adder for embedded system, in *Proc. IEEE Conf. Design Diagnostics Electron. Circuits Syst.* Apr. 2007; 13; 1–4p.
10. Goel S, Kumar A, Bayoumi MA, Design of robust, energy efficient full adders for deep-submicrometer design using hybrid-CMOS logic style, *IEEE T Very Large Scale Integr. (VLSI) Syst.* Dec. 2006; 14(12): 1309–1321p.
11. Zimmermann R, Fichtner W, Low-power logic styles: CMOS versus pass-transistor logic, *IEEE J Solid-State Circ.* Jul. 1997; 32(7): 1079–1090p.
12. Chang CH, Gu JM, Zhang M, A review of 0.18- μm full adder performances for tree structured arithmetic circuits, *IEEE T Very Large Scale Integr. (VLSI) Syst.*, Jun. 2005; 13(6): 686–695p.
13. Shams AM, Darwish TK, Bayoumi MA, Performance analysis of low-power 1-bit CMOS full adder cells, *IEEE T Very Large Scale Integr. (VLSI) Syst.*, Feb. 2002; 10(1): 20–29p.
14. Aranda ML, Báez R, Diaz OG, Hybrid adders for high-speed arithmetic circuits: A comparison, in *Proc. 7th IEEE Int. Conf. Elect. Eng. Comput. Sci. Autom. Control (CCE)*, Tuxtla Gutierrez, NM, USA, Sep. 2010, 546–549p.
15. Vesterbacka M, A 14-transistor CMOS full adder with full voltageswing nodes, in *Proc. IEEE Workshop Signal Process. Syst. (SiPS)*, Taipei, Taiwan, Oct. 1999, 713–722p.

16. Zhang M, Gu J, Chang C-H, A novel hybrid pass logic with static CMOS output drive full-adder cell, in *Proc. Int. Symp. Circuits Syst.*, May 2003, 317–320p.
17. Wairya S, Singh G, Nagaria RK, et al. Design analysis of XOR (4T) based low voltage CMOS full adder circuit, in *Proc. IEEE Nirma Univ. Int. Conf. Eng. (NUiCONE)*, Dec. 2011, 1–7p.
18. Goel S, Elgamel M, Bayoumi MA, Novel design methodology for high-performance XOR-XNOR circuit design, in *Proc. 16th Symp. Integr. Circuits Syst. Design (SBCCI)*, Sep. 2003, 71–76p.
19. Wang J-M, Fang S-C, Feng W-S, New efficient designs for XOR and XNOR functions on the transistor level, *IEEE J Solid-State Circ.* Jul. 1994; 29(7): 780–786p.
20. Prashanth P, Swamy P, Architecture of adders based on speed, area and power dissipation, in *Proc. World Congr. Inf. Commun. Technol. (WICT)*, Dec. 2011, 240–244p.
21. Zavarei MJ, Baghbanmanesh MR, Kargaran E, et al. Design of new full adder cell using hybrid-CMOS logic style, in *Proc. 18th IEEE Int. Conf. Electron., Circuits Syst. (ICECS)*, Dec. 2011, 451–454p.
22. Hassoune I, Flandre D, Connor IO', et al. ULPFA: A new efficient design of a power-aware full adder, *IEEE T Circ Syst I Reg. Papers*, Aug. 2010; 57(8): 2066–2074p.
23. Navi K, Maeen M, Foroutan V, et al. A novel low-power full-adder cell for low voltage, *VLSI J Integr.* Sep. 2009; 42(4): 457–467p.

Cite this Article

Sachin Pandurang Gaikwad, Sujatha Kondakinda, Harsh Upadhyay. Single Bit Low-Power High-Speed Full Adder. *Journal of VLSI Design Tools & Technology*. 2017; 7(3): 55–60p.