Real Time FPGA-based Embedded Architecture of Audio Compression and Decompression Core for Multimedia System

Authors

  • Moumita Acharya Deparment of VLSI, C.V.Raman College of Engineering, Bhubaneswar, Odisha, India
  • Shreedeep Gangopadhyay Department of Electronics & Communication Engineering, Techno India, Saltlake, Kolkata, West Bengal, India

DOI:

https://doi.org/10.37591/jovdtt.v5i1.1583

Abstract

A multimedia system links images and audio to distribute and transmit information to users. These images and audio data have to be compressed for raising capacity of storing and processing tasks in real time without losing the required information. This paper introduces an audio processing unit by using the FPGA hardware board. This is a complete Embedded system where the audio compression and decompression core is firstly described as a functional specification in VHDL and then it is synthesized, compiled and simulated on Xilinx ISE 12.4/13.1 software and finally, it is implemented on the hardware of Virtex-5 (ML506) FPGA using Microblaze processing core on EDK/SDK environment. This system will receive a song from mobile in MP3 format and process the audio file by using the AC97 Codec, available in the FPGA board. Finally, the song will be stored in the FPGA board and will be played back in real time by using the headphones connected to the hardware target board.


Keywords: FPGA, MP3, AC97 Codec, lossy compression, Virtex5, VHDL, EDK/SDK

Cite this Article:

Acharya M, Gangopadhyay S. Real Time FPGA Based Embedded Architecture of Audio Compression and Decompression Core for Multimedia System. Journal of VLSI Design Tools and Technology (JoVDTT). 2015; 5(1): 34–44p.

Published

2019-02-13

Issue

Section

Articles