Comparative Analysis of Phase Frequency Detector for Phase-Locked Loops

Authors

  • Gunjankumar R Modi 2Department of Electronics and Communication Engineering, L.C. Institute of Technology, Bhandu, Mehsana, Gujarat, India Principal, M.L. Institute of Diploma Studies, Bhandu, Mehsana, Gujarat, India
  • Priyesh P Gandhi
  • Nilesh D Patel

DOI:

https://doi.org/10.37591/jovdtt.v7i1.3013

Abstract

This paper presents phase frequency detector using different gates like AND, NOR and NAND and comparative simulation result analysis is carried out. The simulation is carried out using 0.18 μm CMOS process technology with supply voltage 1.8 V. NAND based PFD has lowest power consumption then other and it is 4.2587 µW at 1 GHz Frequency and dead zone to 18 ps which means having approximately zero dead zone problem. So, it is suitable for low power application.

 

Keywords: Dead zone, glitch period, phase-locked loops, phase frequency detector

Downloads

Published

2019-08-09

Issue

Vol. 7 No. 1 (2017)

Section

Articles

License

Thank you for submitting the manuscript to the Journal of VLSI Design Tools & Technology. With the online journal management system that we are using, you will be able to track its progress through the editorial process by logging in to the journal web site:

An author may request for withdrawal of his/her manuscript, within a week's
time  (w.e.f. the date of submission of the manuscript). The Author is
recommended to follow strictly the Instructions in Manuscript Withdrawal
Policy (As per URL given below)
http://stmjournals.com/pdf/manuscript%20withdrawl.pdf


If you have any questions, please contact me. Thank you for considering this
journal as a venue for your work.