Open Access Open Access  Restricted Access Subscription or Fee Access

A Novel Conflict-Free Efficient Memory-Based Real FFT Processor using UTB

Rajasekhar Turaka



We present “A Novel Conflict-Free Efficient Memory-Based Real Fast Fourier Transform (RFFT) using Urdhva Tiryagbhayam Butterfly”. In this paper different FFT lengths for address schemes are integrated that supports FFT processing which are used in diverse systems such as telecommunications. Address methods for various FFT lengths are coordinated in this paper to help FFT processing for different frameworks like broadcast communications. The memory bank and address can be produced by modulo and multiplication tasks of the deterioration digits. For both Single Power Point (SPP) and Non Single Power Point (NSPP) FFTs, high-radix calculation and parallel-processing method can be utilized to build the throughput. Moreover, a decomposition method, named High Radix Small Butterfly (HRSB), is designed to suit the high-radix algorithm. In the spot of HRSB, the Urdhva Tiryagbhyam Butterfly (UTB) is utilizes to increase the speed of multiplications. Both proposed and existed architecture will be implemented in various FPGA architectures to compare different parameters like area, power and delay. The throughput results are shown along with comparisons.

Keyword: Conflict-free address scheme, Fast Fourier transform (FFT), Real FFT, Application Specific Integrated Circuit (ASIC) and Field Programmable Gate Arrays (FPGA).

Full Text:



Joshi SM. FFT architectures: a review. International Journal of Computer applications. 2015 Jan 1;116 (7).

Yang, Yao-Xian, et al. "Design of cost-efficient memory-based FFT processors using single-port memories." 2007 IEEE International SOC Conference. IEEE, 2007.

Baas, Bevan M. "A low-power, high-performance, 1024-point FFT processor." IEEE Journal of Solid-State Circuits 34.3 (1999): 380-387.

Zhen-Guo Ma, Xiao-Bo Yin, Feng Yu, “A Novel Memory Based FFT Architecture for Real Valued Signals Based on a Radix-2 Decimation-In-Frequency Algorithm.” IEEE Transactions on Circuits and Systems II, 62(9), 876-880, 2015..

Rajasekhar Turaka, Dr. M. Satya Sai Ram “ Low Power VLSI implementation of Real Fast Fourier Transform with DRAM-VM-CLA”, Microprocessors and Microsystems, Vol.69, 92-100, May 2019..

L. G. Johnson, “Conflict free memory addressing for dedicated FFT hardware,” IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 39, no. 5, pp. 312–316, May 1992.

D. Reisis and N. Vlassopoulos, “Conflict-free parallel memory accessing techniques for FFT architectures,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 55, no. 11, pp. 3438–3447, Dec. 2008.

Xia, K., Wu, B., Zhou, X., & Xiong, T. (2016, May). An efficient prime factor memory-based FFT processor for LTE systems. In 2016 IEEE International Symposium on Circuits and Systems (ISCAS) (pp. 1546-1549). IEEE.

C.-F. Hsiao, Y. Chen, and C.-Y. Lee, “A generalized mixed-radix algorithm for memory-based FFT processors,” IEEE Trans. Circuits Syst. II, Express Briefs, vol. 57, no. 1, pp. 26–30, Jan. 2010.

P.-Y. Tsai and C.-Y. Lin, “A generalized conflict-free memory addressing scheme for continuous-flow parallel-processing FFT processors with rescheduling,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 19, no. 12, pp. 2290–2302, Dec. 2011.

Xia, Kai-Feng, et al. "A memory-based FFT processor design with generalized efficient conflict-free address schemes." IEEE Transactions on Very Large Scale Integration (VLSI) Systems 25.6 (2017): 1919-1929.

Kunchigi.V, Kulkarni.L, Kulkarni.S, "High speed and area efficient vedic multiplier," Devices, Circuits and Systems (ICDCS), 2012 International Conference on , vol., no., pp.360-364, 15-16 March 2012.

Yojana Jadhav, A.P. Hatkar " Implementation of FFT Processor using Urdhva Tiryakbhyam Sutra of Vedic Mathematic. " International Journal of Innovative Research in Computer and Communication Engineering (IJIRCCE) 2007 Vol. 4, Issue 3, March 2016.

Dravik KishorBhai Kahar , Harsh Mehta "High Speed Vedic Multiplier Used Vedic Mathematics" International Conference on Intelligent Computing and Control Systems (ICICCS) 2017.



  • There are currently no refbacks.

Copyright (c) 2020 Journal of VLSI Design Tools & Technology

eISSN: 2249–474X