Open Access Open Access  Restricted Access Subscription or Fee Access

Hardware Implementation of Discrete /Inverse Discrete Cosine Transform Using Redundant Number System CORDIC Processors

jayashri mallappa Rudagi

Abstract


Rapid enhancement in multimedia service running on portable application has forced the development of high quality and low power implementation of complex signal processing algorithms. Image and video processing are typical application of multimedia system. Image compression and decompression using DCT/IDCT are the two algorithms commonly used in MPEG standard of image processing. For an image of N x N size, DCT/IDCT would require N4 multiplications and increases complexity. To reduce the complexity and increase the speed many algorithms have been proposed. This paper presents the implementation of DCT/IDCT using radix-2, radix-4 and radix-8 CORDIC processors and comparison with Loeffler Algorithm. The implementation of high radices results into reduction in the computations thus making it faster and power efficient. By using higher radix CORDIC processor 50% advantage for speed enhancement and 80% power reduction have been observed, respectively. The results also indicate that radix-8 CORDIC Processor implementing DCT/IDCT (CRDCT/IDCT) in comparison with CRDCT/IDCT using radix-2 and radix-4 yields reduction in critical path delay by 47% and 28% with a sacrifice on area in terms of more hardware by 12% and 30% respectively.


Full Text:

PDF

References


Rao and Yip. Discrete Cosine Transformation, Algorithms and Advantages and Applications. 1st Edition. Academic Press: United States;1990.

ADP (μm2-ns)

Area (μm2)

Hardware Implementation of Discrete/Inverse Discrete Cosine Transform Jayashri M. Rudagi

© STM Journals 2021. All Rights Reserved 42

N.I. Cho and S.U. Lee. Fast Algorithm and Implementation of 2D Discrete cosine transform. IEEE Transactions on Circuits and Systems: March; 38(3): 297-305.

C.V. Schiffle, P.Rieder and J.A. Nossek A Power Efficient Implementation of Discrete Cosine Transformation; 1997 November 2-5; Pacific Grove, CA, USA: Conference on Signals, System and Computers. August 2002.

T.Y.Sung, M.J. Sun, Y.S. Shieh, et al. Memory Efficiency and High Speed Architectures for Forward and Inverse a DCT with Multiplier Less Operation. Advances in Image and Video Technology. PSIVT 2006. Lecture Notes in Computer Science, vol 4319. Springer, Berlin, Heidelberg: 2006; 4319: 802-811

S.F. Hsiao, C.H. Lee, T.B. Juang. Efficient VLSI implementation of fast multiplier less approximated DCT using Parameterized Hardware Modules for Silicon Intellectual Property Design. IEEE Transactions on Circuits and Systems: 2005; 52 (8):1568-1579.

J.E. Volder. The CORDIC Trigonometric Computing Technique. IRE Transactions Electronic Computers: 1959; 8(3): 330-334.

J.S. Walther. A Unified Algorithm for Elementary Functions. Proceeding of Spring Joint Computer Conference: 1971; AFIPS '71 (Spring): 379-385.

Y.H. Hu. CORDIC-based VLSI architectures for Digital Signal Processing. m IEEE Signal Processing Magazine: 1992; 9(3): 16–35.

K. Maharatna, A.S. Dhar, and S. Banerjee. A VLSI Array Architecture for Realization of DFT, DHT, DCT and DST. Signal Processing: 2001; 81(9): 1813–1822.

Aviziens. A. A Signed Digit Number Representation for Fast Parallel Arithmetic. IRE Transactions on Electronics and Computers: 1961; 10(3): 389-400.

B. Parhami. Generalized Signed Digit Number System: A Unifying Frame work for Redundant Number Representations. IEEE Transactions on Computers: 1990; 39(1): 89-98.

Wei jou and Ja Ling Wu. Constant Rotation DCT Architecture based on CORDIC Technique. International Journal of Electronics: 1990; 69(5):583-593.

Tze Sung. Memory Efficient and High Performance 2D-DCT and IDCT Processors based on CORDIC Iteration. WSEAS Transactions on Electronics: 2006; 3(12):7-12


Refbacks

  • There are currently no refbacks.


Copyright (c) 2021 Journal of VLSI Design Tools & Technology



eISSN: 2249–474X