Quantum Behavior of Charge Carriers in a Symmetrical Double Gate MOSFET
Abstract
Full Text:
PDFReferences
Krisch K.S., Bude J.D., L. Manchanda, Gate capacitance attenuation in MOS devices with thin gate dielectrics. IEEE Electron Device Lett. 1996; 7(11):521–524.
T.Sichi, Toriumi, A Quantitative understanding of inversion layer capacitance in Si MOSFET’s.
IEEE Trans Electron Devices.1995; 42(12):2125–2130.
Chatterjee AK, Prasad B. Analytical model of gate to channel capacitance for nanoscale MOSFETs. IETE Journal of Research. 2020;66(5):608-616.
Hareland SA, Krishnamurthy S, Jallepalli S, et al. A computationally efficient model for inversion layer quantization effects in deep submicron N-channel MOSFETs. IEEE Transactions on Electron Devices. 1996;43(1):90-96.
Van Dort MJ, Woerlee PH, Walker AJ. A simple model for quantisation effects in heavily-doped silicon MOSFETs at inversion conditions. Solid-State Electronics. 1994;37(3):411-414.
Natori K. Ballistic metal‐ oxide‐ semiconductor field effect transistor. Journal of Applied Physics. 1994;76(8):4879-4890.
Natori K. Ballistic/quasi-ballistic transport in nanoscale transistor. Applied surface science. 2008;254(19):6194-6198.
Ren Z., Venugopal R., Datta S., et al. The ballistic nanotransistor: a simulation study. 2000 Dec 10-13; San Francisco, CA, USA, New York: IEEE. 06 August 2002.
Mondal I, Dutta AK. An analytical gate tunneling current model for MOSFETs having ultrathin gate oxides. IEEE transactions on electron devices. 2008;55(7):1682-1692.
Kazerouni IA, Hosseini SE. An analytical gate tunneling current model for MOSFETs. Semiconductors. 2012;46(3):386-390.
Kushwaha.M, Prasad. B and Chatterjee A.K. Generalized analytical approach for estimating the wavefunction and gate tunneling current in a nanoscale MOSFET: 2014 Dec 3-6;IISc Bangalore, India: 2nd IEEE International Conference on Emerging Electronics (ICEE-2014).Dec 2014.
Kushwaha.M, Prasad. B and Chatterjee A.K. Gate tunneling current model for nanoscale MOSFETs with varying surface potential. IETE Jurnal of Research,2016;62(3):347–355.
Chatterjee AK, Kushwaha M, Prasad B. Analytical Model for Drain Current of a Ballistic MOSFET. Silicon. 2020:1-9.
Stern F. Self-consistent results for n-type Si inversion layers, Phys Rev B,1972;5(12):4891–4899.
Quantum Behavior of Charge Carriers in A Symmetrical Kushwaha, Prasad and Chatterjee
© STM Journals 2021. All Rights Reserved 28
Raychowdhury A, Paul BC, Bhunia S, et al. Computing with subthreshold leakage: device/circuit/architecture co-design for ultralow-power subthreshold operation. IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 2005;13(11):1213-1224.
Tajalli A, Brauer EJ, Leblebici Y, et al. Subthreshold source-coupled logic circuits for ultra-low- power applications. IEEE Journal of Solid-State Circuits. 2008;43(7):1699-1710.
A Mohammed. Eldeeb, Yehya H. Ghallab, et al. Design of Low Power CMOS Subthreshold Current Mode Instrumentation Amplifier Based on CCII, 2016 Oct 16-19; Abu Dhabi, New York: IEEE. 06 March 2017.
Sherif M. Sharroush, Analysis of the subthreshold CMOS logic inverter. Ain Shams Engineering Journal.2018; 9, (4):1001-1017.
Leblebici Y. Subthreshold circuit design for ultra-low-power applications. InInternational Workshop on Power and Timing Modeling, Optimization and Simulation 2009:3-3.
Vaddi R, Dasgupta S, Agarwal RP. Device and circuit design challenges in the digital subthreshold region for ultralow-power applications. VLSI Design. 2009.
Kafeel M, Pable SD, Hasan M, Alam MS. Optimization and characterization of CMOS for ultra low power applications. Journal of Nanotechnology. 2015 Dec 22;2015.
M. Jagadesh Kumar, Himanshu Batwani, and Mayank Gaur, Approaches to Nanoscale MOSFET Compact Modeling using Surface Potential Based Models; 2007 Dec 16-20; Mumbai, India, New York: IEEE. 21 March 2008.
Young K. Konrad, Short-Channel Effect in Fully Depleted SO1 MOSFETs, IEEE Transactions on Electron Devices. 1989; 36(2): 399–402.
Han JW, Kim CJ, Choi YK. Universal potential model in tied and separated double-gate MOSFETs with consideration of symmetric and asymmetric structure. IEEE Transactions on Electron Devices. 2008;55(6):1472-1479.
Reddy GV, Kumar MJ. A new dual-material double-gate (DMDG) nanoscale SOI MOSFET-two- dimensional analytical modeling and simulation. IEEE Transactions on Nanotechnology. 2005;4(2):260-268.
Bose R, Roy JN. A 2D channel potential modelling of symmetric double-gate MOSFET at onset of threshold condition. International Journal of Electronics Letters. 2019:1-1.
Tsormpatzoglou A, Dimitriadis CA, et al. Semi-analytical modeling of short-channel effects in Si and Ge symmetrical double-gate MOSFETs. IEEE Transactions on Electron devices. 2007;54(8):1943-1952.
Dubey S, Tiwari PK, Jit S. A two-dimensional model for the potential distribution and threshold voltage of short-channel double-gate metal-oxide-semiconductor field-effect transistors with a vertical Gaussian-like doping profile. Journal of Applied Physics. 2010;108(3):034518.
Ray B, Mahapatra S. Modeling of channel potential and subthreshold slope of symmetric double- gate transistor. IEEE Transactions on Electron Devices. 2009;56(2):260-266.
Djeffal F, Bendib T, Abdi MA. A two-dimensional semi-analytical analysis of the subthreshold- swing behavior including free carriers and interfacial traps effects for nanoscale double-gate MOSFETs. Microelectronics journal. 2011;42(12):1391-1395.
Balestra F, Cristoloveanu S, Benachir M, et al. Double-gate silicon-on-insulator transistor with volume inversion: A new device with greatly enhanced performance. IEEE Electron Device Letters. 1987;8(9):410-412.
Refbacks
- There are currently no refbacks.
Copyright (c) 2021 Journal of VLSI Design Tools & Technology
eISSN: 2249–474X