Open Access Open Access  Restricted Access Subscription or Fee Access

Design and Simulation of 4-bit Multiplier using Carry Look-Ahead Adder at Transistor Level

Charan Ukku, Dhanunjaya Karumanchi, Venkatachalam K.

Abstract


Multiplication is a basic operation performed in the Arithmetic Logic Unit, Digital signal processing, Floating-point unit and Application specific integrated circuits. This paper deals with the design and simulation of the 4-bit multiplier using a carry look-ahead adder at the transistor level. The total design process involves hierarchical implementation. Where the basic gate operations like AND, OR, NOT, and XOR are repeatedly used for designing the entire circuit. So, the schematic of these basic gates is first designed and then a symbol is created concerning the schematic designed. The simulation is going to be done for the 4-bit multiplication operation. And the preferred technique is designed and simulated using LT spice XVII at 22nm technology.


Keywords


Multiplication; Schematic; Transistor; Simulation; Hierarchical

Full Text:

PDF

References


S. Kaviya, D. Kumar. “Design of an Efficient Multiplier Using Transistor Level Modified Adders.” Journal of VLSI Design and Signal Processing. May 15, 2019 5(2): 17-26.

Mehedi Hasan, Parag Biswas, Shihabul Alam, et, al. “High Speed and Ultra Low Power Design of Carry-Out Bit of 4-Bit Carry Look-Ahead Adder.”10th International Conference on Computing, Communication and Networking Technologies (ICCCNT); 2019 July 6-8; IIT – Kanpur, India. US: IEEE Publisher ; 2019.

Amita, Nitin Sachdeva. “Design and Analysis of Carry Look Ahead Adder Using CMOS Technique.” IOSR-Journal of Electronics and Communication Engineering. March - April 2014; 9(2): 92-95.

Khusbu Maheshwari, Mukesh Tiwari. “Design and Implementation of 4-bit Array Multiplier for Low Power in 45nm CMOS Technology.” International Journal of Engineering Research & Technology. April – 2014; 3(4): 1814- 1817.

A. Venkatesh, N. Rathan, R. Saranya. “Design of Power Efficient 4x4 Multiplier Based on Various Power Optimizing Techniques.” Asian Journal of Applied Science and Technology. (AJAST). March 2017; 1(2): 115-119.

Kevin Tang T, Eby Friedman G. Transient Analysis of a CMOS Inverter Driving Resistive Interconnect. ISCAS 2000 - IEEE International Symposium on Circuits and Systems (ISCAS). May 28-31, 2000; Geneva, Switzerland. US: IEEE Publisher; 2002.

Thomas L. Floyd. Digital Fundamentals. 9th ed.; 2006. Pearson Education Publisher.

Morris Mano M, Michael D. Digital Design. 5th ed.; 2013. Pearson Education Publisher.


Refbacks

  • There are currently no refbacks.


Copyright (c) 2022 Journal of VLSI Design Tools & Technology



eISSN: 2249–474X