A Reliable Low Standby Power 6T SRAM Cell
Abstract
Keywords
Full Text:
PDFReferences
Lorenzo R, Pailly R. Single bit-line 11T SRAM cell for low power and improved stability. IET Comput Digit Techn. 2020 May; 14(3): 114–121.
He Y, Zhang J, Wu X, Si X, Zhen S, Zhang B. A half-select disturb-free 11T SRAM cell with built-in write/read-assist scheme for ultralow-voltage operations. IEEE Trans Very Large Scale Integr (VLSI) Syst. 2019 Oct; 27(10): 2344–2353.
Kulkarni JP, Roy K. Ultralow-voltage process-variation-tolerant Schmitt-trigger-based SRAM design. IEEE Trans Very Large Scale Integr (VLSI) Syst. 2012 Feb; 20(2): 319–332.
Gupta S, Gupta K, Pandey N. Pentavariate Vmin analysis of a subthreshold 10T SRAM bit cell with variation tolerant write and divided bit-line read. IEEE Trans Circuits Syst I, Reg Papers. 2018 Oct; 65(10): 3326–3337.
Mohammadi B, Andersson O, Nguyen J, Ciampolini L, Cathelin A, Rodrigues JN. A 128 kb 7T SRAM using a single-cycle boosting mechanism in 28-nm FD–SOI. IEEE Trans Circuits Syst I, Reg Papers. 2018 Apr; 65(4): 1257–1268.
Chang IJ, Kim J-J, Park SP, Roy K. A 32 kb 10T sub-threshold SRAM array with bit-interleaving and differential read scheme in 90 nm CMOS. IEEE J Solid-State Circuits. 2009 Feb; 44(2):
–658.
Ahmad S, Gupta MK, Alam N, Hasan M. Low leakage single bitline 9T (SB9T) static random access memory. Microelectron J. 2017 Apr; 62: 1–11.
Pal S, Bose S, Ki W-H, Islam A. Characterization of half-select free write assist 9T SRAM cell. IEEE Trans Electron Devices. 2019 Nov; 66(11): 4745–4752.
Izadinasab F, Gholipour M. Half-select disturb-free single-ended 9-transistor SRAM cell with bit-interleaving scheme in TMDFET technology. Microelectron J. 2021 Jul; 113: 105100.
Cho K, Park J, Oh TW, Jung S. One-sided Schmitt-trigger-based 9T SRAM cell for near-threshold operation. IEEE Trans Circuits Syst I, Reg Papers. 2020 May; 67(5): 1551–1561.
Abbasian E, Gholipour M. Single-ended half-select disturb-free 11T static random access memory cell for reliable and low power applications. Int J Circuit Theory Appl. 2021 Apr; 49(4): 970–989.
Shin K, Choi W, Park J. Half-select free and bit-line sharing 9T SRAM for reliable supply voltage scaling. IEEE Trans Circuits Syst I, Reg Papers. 2017 Aug; 64(8): 2036–2048.
Refbacks
- There are currently no refbacks.
Copyright (c) 2023 Journal of VLSI Design Tools & Technology
eISSN: 2249–474X