Comparative Analysis of Partial Product Addition in Vedic Urdhva Tiryakbhyam Multiplier
Abstract
Keywords
Full Text:
PDFReferences
Jagadguru Swami Shri Bharati Krishana Tirthaji Maharaja. Vedic Mathematics. New Delhi: Motilal Banarsidass Publishers Private Limited; 1965.
Shamim Akhter. VHDL Implementation of Fast N × N Multiplier Based on Vedic Mathematic. In 2007 18th European Conference on Circuit Theory and Design. 2007; 472–475.
Honey Durga Tiwari, Gankhuyag G, Chan Mo Kim, Cho YB. Multiplier design based on ancient Indian vedic mathematics. In 2008 International SoC Design Conference. 2008; 02: II-65–II-68.
Jagannatha KB, Lakshmisagar HS, Bhaskar GR. FPGA and ASIC implementation of 16-bit vedic multiplier using urdhva triy akbhyam sutra. In Proceedings of International Conference, ICERECT 2012, Lecture Notes in Electrical Engineering. Vol. 248. 2014; 31–38.
Prabir Saha, Banerjee A, Dandapat A, Bhattacharyya P. Design of high speed vedic multiplier for decimal number system. In Progress in VLSI Design and Test. In: Rahaman H, Chattopadhyay S, Chattopadhyay S, editors. Berlin, Heidelberg: Springer; 2012; 79–88.
Thakare Laxman P, Deshmukh AY, Khandale Gopichand D. VHDL implementation of complex number multiplier using vedic mathematics. In Proceedings of International Conference on Soft Computing Techniques and Engineering Application, Advances in Intelligent Systems and Computing. 2014; 250: 403–410.
Anjana S, Pradeep C, Samuel P. Synthesize of high speed floating-point multipliers based on vedic mathematics. Procedia Comput Sci. 2015; 46: 1294–1302. Proceedings of the International Conference on Information and Communication Technologies, ICICT 2014, 3-5 December 2014 at Bolgatty Palace and Island Resort, Kochi, India.
Mahakalkar SS, Haridas SL. Design of high performance IEEE754 floating point multiplier using vedic mathematics. In 2014 International Conference on Computational Intelligence and Communication Networks. 2014; 985–988.
Rakshith TR, Rakshith Saligram. Design of high speed low power multiplier using reversible logic a vedic mathematical approach. In 2013 International Conference on Circuits, Power and Computing Technologies (ICCPCT). 2013; 775–781.
Radha N, Maheswari M. High speed efficient multiplier design using reversible gates. In 2018 International Conference on Computer Communication and Informatics (ICCCI). 2018; 1–4.
Ramin Barati. High speed low power multipliers based on reversible logic methods. e-Prime - Advances in Electrical Engineering, Electronics and Energy. 2022; 2: 100033.
Dutta K, Chattopadhyay S, Biswas V, Ghatak SR. Design of power efficient vedic multiplier using adiabatic logic. In 2019 International Conference on Electrical, Electronics and Computer Engineering (UPCON). 2019; 1–6.
Arunkumar K, Mangayarkarasi P, Jackson B, Juliette AA. Design of high speed low power 16x16 vedic multiplier with adiabatic logic. In 2022 8th International Conference on Smart Structures and Systems (ICSSS). 2022; 1–9.
Shamim Akhter, Saurabh Chaturvedi. Modified binary multiplier circuit based on vedic mathematics. In 2019 6th International Conference on Signal Processing and Integrated Networks (SPIN). 2019; 234–237.
Vijayalakshmi Bandi. Performance analysis for vedic multiplier using modified full adders. In 2017 Innovations in Power and Advanced Computing Technologies (i-PACT), IEEE. 2017; 1–5.
Chandrashekara MN, Rohith S. Design of 8 bit vedic multiplier using urdhva tiryagbhyam sutra with modified carry save adder. In 2019 4th International Conference on Recent Trends on Electronics, Information, Communication and Technology (RTEICT). 2019; 116–120.
Harshavardhan Y, Nagaraj S, Jaahnavi S, Reddy TM. Analysis of 8-bit vedic multiplier using high speed CLA adder. In 2020 2nd International Conference on Innovative Mechanisms for Industry Applications (ICIMIA). 2020; 128–132.
Yaswanth D, Nagaraj S, Vijeth R. Design and analysis of high speed and low area vedic multiplier using carry select adder. In 2020 International Conference on Emerging Trends in Information Technology and Engineering (ic-ETITE). 2020; 1–5.
Anbumani V, Soviya S, Sneha S, Saranj L. Speed and Power Efficient Vedic Multiplier Using Adders with Mux. In 2021 Innovations in Power and Advanced Computing Technologies (i-PACT). 2021; 1–5.
Udaya Kumar N, Bala Sindhuri K, Subbalakshmi U, Kiranmayi P. Performance evaluation of vedic multiplier using multiplexer-based adders. In Lecture Notes in Electrical Engineering. Vol. 521. Singapore: Springer; 2019.
Pavan Kumar U, Saiprasad Goud A, Radhika A. FPGA implementation of high speed 8-bit vedic multiplier using barrel shifter. In 2013 International Conference on Energy Efficient Technologies for Sustainability. 2013; 14–17.
Sabita Kumari, Kanchan Sharma. mplementation of nobel vedic multiplier using arithmetic adder. In: Data Intelligence and Cognitive Informatics Algorithms for Intelligent Systems. Singapore: Springer; 2022; 209–216.
Sayyad MA, Kyatanavar DN. Optimization for Addition of Partial Product in Vedic Multiplier. 2017 International Conference on Computing, Communication, Control and Automation (ICCUBEA), Pune, India. 2017; 1–4. doi: 10.1109/ICCUBEA.2017.8463787.
Refbacks
- There are currently no refbacks.
Copyright (c) 2023 Journal of VLSI Design Tools & Technology
eISSN: 2249–474X