Open Access Open Access  Restricted Access Subscription or Fee Access

A Common Mode Scan Based BIST for Stuck-at-Fault and Path Delay Fault

Ram Vishnu S, Yasodha T


Testing for delay and stuck-at faults requires two pattern tests and test sets are usually large. Built-in self-test (BIST) scheme is attractive for comprehensive testing. The BIST test pattern generators (TPGs) for such testing should be designed to ensure high pattern-pair coverage. In the proposed work, necessary and sufficient conditions to ensure complete/maximal pattern-pair coverage for sequential circuit have been derived. A new test data-compression scheme is an effective approach between external testing and built-in self-test (BIST) is analyzed. The proposed method is based on weighted pseudorandom testing which uses a novel approach for compressing, and storing the weight sets. Most existing test generation tools are either inefficient in automatically identifying the longest testable paths due to the high computational complexity or do not support at speed test using existing practical design-for-testability structures, such as scan design. In this work, a test generation methodology for scan-based synchronous sequential circuits is presented, under two at-speed test strategies used in industry. The approach provides a balanced trade-off between accuracy and efficiency. Experimental results show promising runtime and fault coverage improvements over existing methods.

Keywords: Low-power (LP), built-in self-test (BIST), scan-based BIST, weighted test-enable signals, Test Pattern Generator (TPG)

Cite this Article
Ram Vishnu S, Yasodha T. A Common Mode Scan Based BIST for Stuck-at-Fault and Path Delay Fault. Journal of VLSI Design Tools & Technology. 2018; 8(2): 72–78p.

Full Text:




  • There are currently no refbacks.

Copyright (c) 2018 Journal of VLSI Design Tools & Technology

eISSN: 2249–474X