Design of a 4X4 Network-on-Chip Crossbar Router in a System-on-Chip
Abstract
With the number of IPs increasing in an SoC, there is a need for achieving high bandwidth, low latency, scalable multi-core intercommunication and solve the shortcoming of buses. Network-on-chip is a technology which is a solution for such problems. Network-on-chip solves the problem by implementing a communication network of switches, routers and resources. This paper proposes a design for communication among subsystems between intellectual property cores in an SoC design. The specifications of the design are written in HDL and the simulation is done using Synopsys-VCS.
Keywords
Full Text:
PDFReferences
Moore GE. Cramming more components onto integrated circuits. Electronics, 19 Apr 1965; 38(8): 114–17p.
Bjerregaard T, Mahadevan S. A survey of research and practices of network-on-chip. ACM Computing Surveys. 2006; 38(1): 1–51p.
Holsmark R, Hgberg M. Modelling and prototyping of a network on chip. Master of Science Thesis. Electronics. 2002.
Ali M, Welzl M, Zwicknagl M. Networks on chips: Scalable interconnects for future systems on chips. 4th European Conference on Circuits and Systems for Communications. 2008; 240–45p.
www.access.ee.ntu.du.tw/course/under_project_95/paper/senior/NoC/02_Xip
http://en.wikipedia.org/wiki/Network_topology
http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6572369
http://www.synopsys.com/Services/Pages/svtb-assistance-ds.aspx
http://www.systemverilog.in/images/sv_intro.jpg
DOI: https://doi.org/10.37591/jomea.v2i3.5267
Refbacks
- There are currently no refbacks.
Copyright (c) 2021 Journal of Microcontroller Engineering and Applications