Open Access Open Access  Restricted Access Subscription or Fee Access

True Random Number Generators Using A Postprocessor, Jitter Metastability, Tree-based Interleaver & Low-power CMOS inverter Circuit prototype technology: An Efficient Analysis

Prateek Agnihotri, Ayas Kanta Swain


TRNGs (True Random Number Generators) are cryptographic primitives that generate random numbers for critical operations. The goal of this study is to create a TRNG using a ring oscillator, analyse different calibration generating ways using VHDL spice simulation, and investigate the TRNG's essential design features, such as area, entropy, and power/energy consumption, using suggested and published methods. Random ones and zeros are produced using RO jitter and DCM frequency fluctuations. This work presents a practical implementation of an RNG that uses time-multiplexed metastable sources. The True Random Number Generators' lack of inactive analogue elements makes it simple to upgrade to higher operational units, which increases the random data frequency and reduces energy usage.


Hardware Security, TRNG, Digital Clock Manager(DCM),pseudo number, VHDL, simulation

Full Text:



Majzoobi, M., Koushanfar, F. and Devadas, S. (2011) FPGA-based true random number generation using circuit metastability with adaptive feedback control. In International Workshop on Cryptographic Hardware and Embedded Systems (pp. 17-32). Springer, Berlin, Heidelberg.

Ning, L., Ding, J., Chuang, B. and Xuecheng, Z. (2015) Design and validation of high speed true random number generators based on prime-length ring oscillators. The Journal of China Universities of Posts and Telecommunications, 22(4), pp. 1–6.

Arslan Tuncer, S. and Kaya, T. (2018) True random number generation from bioelectrical and physical signals. Computational and mathematical methods in medicine, 2018.https://www.

Kumar, J., Shukla, S., Prakash, D., Mishra, P. and Kumar, S. (2011) Random Number Generator Using Various Techniques through VHDL. International Journal of Computer Applications in Engineering Sciences, 1(II), pp.2231-4946.

Poojari, A. and Nagesh, H.R. (2021) FPGA implementation of random number generator using LFSR and scrambling algorithm for lightweight cryptography. International Journal of Applied Science and Engineering, 18(6), pp.1–9.

Kote, V., Vacula, P., Molata, V., Vesely, O., Tlaskal, O., Barri, D., Jakovenko, J. and Husak, M. (2018) A True random number generator with time multiplexed sources of randomness. Radioengineering, 27(3), p.797.



Chen, D., Singh, D., Chromczak, J., Lewis, D., Fung, R., Neto, D. and Betz, V. (2010) A comprehensive approach to modeling, characterizing and optimizing for metastability in FPGAs. In Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays (pp. 167–176).


Mei, F., Zhang, L., Gu, C., Cao, Y., Wang, C. and Liu, W. (2018) A highly flexible lightweight and high speed true random number generator on FPGA. In 2018 IEEE Computer Society Annual Symposium on VLSI (ISVLSI) (pp. 399-404). IEEE.

Tupparwar, S. and Mohankumar, N. (2021) A hybrid true random number generator using ring oscillator and digital clock manager. In 2021 6th International Conference on Inventive Computation Technologies (ICICT) (pp. 290–294). IEEE.


Serrano, R., Duran, C., Sarmiento, M. and Pham, C.K. (2022) A Unified NVRAM and TRNG in Standard CMOS Technology. IEEE Access, 10, pp.79213–79221.


Tang, F., Chen, D.G., Wang, B., Bermak, A., Amira, A. and Mohamad, S. (2013) CMOS on-chip stable true-random ID generation using antenna effect. IEEE electron device letters, 35(1), pp.54–56.

Agarwal, P., Pratap, A. and Shukla, M. (2021) ber analysis of power rotational interleaver on OFDM-IDMA system over powerline. In Intelligent Data Communication Technologies and Internet of Things (pp. 819–830). Springer, Singapore.



  • There are currently no refbacks.

Copyright (c) 2023 Journal of Microcontroller Engineering and Applications