Low Power and High Speed Techniques for Sequential Circuits

Authors

  • shashank gautam Dept. of Electronics and Communication, Uttar Pradesh Technical University, Lucknow, India

DOI:

https://doi.org/10.37591/.v4i3.3236

Abstract

This paper proposes techniques like MT-CMOS, power gating, dual stack, Galeor and Lector to reduce the leakage power. A D-Flip Flop has been designed using these techniques and power dissipation is calculated and is compared with general CMOS logic of D Flip Flop. Simulation results show the validity of the proposed techniques is effective to save power dissipation and to increase the speed of operation of the circuits to a large extent.

 

Keywords: Low power, MT CMOS, Power gating, Dual stack, Galeor, Lector, High speed

Published

2019-08-19

Issue

Section

Research Article