Study and Implementation of I2C Bus Controller using Verilog HDL
Abstract
Abstract
Inter Integrated Circuit is a Philips semiconductor. This bus is a two-wire, low to medium speed, correspondence transport created by Philips Semi-conductors. It gives capable chip to chip correspondence. I2C is found in for the most part specialized devices. Two bus lines are required SDA and SCL (serial information and serial clock line) both should be pulled up with a resistor to +Vdd. Serial, 8-bit arranged, bidirectional information exchanges can be made at up to 100 kbit/s in the Standard-mode, up to 400 kbit/s in the Fast-mode. The I2C master controller interfaced with slave devices. The module was planned utilizing verilog code. The plan was integrated utilizing Xilinx ISE Design.
Keywords: I2C Bus Controller, SDA, SCL, Verilog HDL, Finite State Machine (FSM)
Cite this Article
Sonali Sangwan. Study and Implementation of I2C Bus Controller using Verilog HDL. Journal of Semiconductor Devices and Circuits. 2017; 4(1): 29–33p.
Full Text:
PDFDOI: https://doi.org/10.37591/josdc.v4i1.2049
Refbacks
- There are currently no refbacks.
Copyright (c) 2019 Journal of Semiconductor Devices and Circuits
Publisher: STM Journals, an imprint of CELNET (Consortium e-Learning Network Pvt. Ltd.)
Address: A-118, 1st Floor, Sector-63, Noida, Uttar Pradesh-201301, India
Phone no.: 0120-478-1215/ Email: [email protected]