Open Access Open Access  Restricted Access Subscription or Fee Access

SPICE Modeling of LDMOSFET Transistor

Pritam Bhattacharjee

Abstract


Abstract

High voltage integrated circuits, these days are the most viable alternatives to discrete circuits for various applications. The popular amongst them is the lateral double diffused MOS transistor (LDMOS). It is based on the lightly doped drain (LDD) concept. The constraint that occurred in modeling LDMOS is to minimize the on-resistance along with maintaining a high breakdown voltage. To achieve the objective, the help of RESURF (Reduced Surface Field) concept has been taken. In this thesis, a LDMOS based on LDD and RESURF technology has been designed considering some of the key specific parameters related to LDMOS devices. A structural, small-signal and electrical model of the device has been stated with Y-parametric extraction of few device capacitances and the transconductance. With the help of MOS Model 20 (MM20) and TCAD, the current characterization of the device is plotted in the thesis.

Keywords: LDMOS, LDD, RESURF technology, high voltage integrated circuits

Cite this Article

Pritam Bhattacharjee. SPICE Modeling of LDMOSFET Transistor. Journal of Semiconductor Devices and Circuits. 2016; 3(1): 42–57p.



Full Text:

PDF


DOI: https://doi.org/10.37591/josdc.v3i1.2081

Refbacks

  • There are currently no refbacks.


Copyright (c) 2019 Journal of Semiconductor Devices and Circuits

Publisher: STM Journals, an imprint of CELNET (Consortium e-Learning Network Pvt. Ltd.)

Address: A-118, 1st Floor, Sector-63, Noida, Uttar Pradesh-201301, India

Phone no.: 0120-478-1215/ Email: [email protected]