Open Access Open Access  Restricted Access Subscription or Fee Access

Comparative study of Drain current of Symmetric and Asymmetric DGMOSFET with simulation in Silvaco_TCAD Software

Vedatrayee Chakraborty, Abhishek Saha

Abstract


For nano regime devices the double gate MOSFET is one of the most promising and attractive devices. The main idea of a Double Gate MOSFET is to control the Si channel very efficiently by choosing the Si channel width to be very small and by applying a gate contact to both sides of the channel. This concept helps to suppress short channel effects and leads to higher currents as compared with a MOSFET having only one gate. In this paper, models of both symmetric and asymmetric DG MOSFET are studied and performance is compared with the performance of single gate strained silicon MOSFET. The model of DGMOSFET is simulated with SILVACO_TCAD device simulator and different characteristic parameter is studied.

Keywords


Asymmetric DGMOSFET, Symmetric DG MOSFET, strained silicon, device modeling, SILVACO_TCAD.

Full Text:

PDF

References


G. Moore, Cramming more components onto integrated circuits”Electronics.1965;38(8):114.

Jean-Pierre Colinge, Editor, “FinFET and Other MultiGate Transistors”, Springer, 2008, pp 1-3.

Ieong MWong H S P, Nowak E, K/edzierski J and Jones E C, “High performance double-gate device technology challenges and opportunities”, (18-21 March 2002); San Jose:IEEE. 07 August 2002.

Wong, H-S.; Chan, K.; Taur, Y. (December 10, 1997). Self-aligned (top and bottom) double-gate MOSFET with a 25 nm thick silicon channel. (10-10 Dec. 1997) Washington, DC, USA, IEEE. 06 August 2002.

Mehdi Zahid Sadi, Nittaranjan Karmakar, Mohammed Khorshed Alam, et al. “Comparative Analysis of Subthreshold Swing Models for different Double Gate MOSFETs”, 5th International Conference on Electrical and Computer Engineering ICECE (2008, 20-22 December) Dhaka, Bangladesh. IEEE. 27 January 2009.

Ankita Wagadre, Shashank Mane,” Design & Performance Analysis of DG-MOSFET for Reduction of Short Channel Effect over Bulk MOSFET at 20nm” Int. Journal of Engineering Research and Applications.2014;4(7):30-34.

Mr. Sanjay Chopade & M. Shashank Mane " Design of DG-CNFET For Reduction of Short Channel Effect Over DG MOSFET at 20nm " (22-25 Oct. 2013); Xi'an, China, IEEE Trans., 23 January 2014.

Santosh Kumar Gupta et al "Simulation and Analysis of Gate Engineered Triple Metal Double Gate (TM-DG) MOSFET for Diminished Short Channel Effects" IJAST.2012; 38:15-24.

Valco, George. "Getting Started with the Silvaco TCAD Software for EE637 and EE734". Retrieved 2010- 04-13.

https://www.silvaco.com/examples/t cad/section26/example3/index.html


Refbacks

  • There are currently no refbacks.


Copyright (c) 2021 Journal of Semiconductor Devices and Circuits

Publisher: STM Journals, an imprint of CELNET (Consortium e-Learning Network Pvt. Ltd.)

Address: A-118, 1st Floor, Sector-63, Noida, Uttar Pradesh-201301, India

Phone no.: 0120-478-1215/ Email: [email protected]