Narkhede, Satish, Department of Electronics and Telecommunication Engineering, Pune Institute of Computer Technology, SPPU, Pune, Maharashtra 411043, India
-
Vol 2, No 3 (2015) - Review Articles
Design and Simulation of Ternary Gates Using Fin-FET
Abstract
Publisher: STM Journals, an imprint of CELNET (Consortium e-Learning Network Pvt. Ltd.)
Address: A-118, 1st Floor, Sector-63, Noida, Uttar Pradesh-201301, India
Phone no.: 0120-478-1215/ Email: [email protected]