Design, Verification and Circuit Level Implementation of a Ballistic MOSFET
DOI:
https://doi.org/10.37591/jovdtt.v8i3.1201Abstract
A drain current expression is obtained for a nanoscale ballistic MOSFET within the framework of Landauer-Buttiker formalism considering intrinsic silicon channel at low temperature. The model drain current is compared with the numerical simulations of near ballistic nanoMOSFET structure. There is a reasonable agreement between the model and the numerical simulation results. This demonstrates the remarkably low value of the subthreshold slope of ballistic nanoMOSFET. Further, the design structure is incorporated in an inverter circuit which works well verifying its functionality in the integrated circuits.
Keywords: Ballistic MOSFET, charge density, triangular potential well, wave function, drain current
Cite this Article
Arun Kumar Chatterjee, Prasad B. Design, Verification and Circuit Level Implementation of a Ballistic MOSFET. Journal of VLSI Design Tools & Technology. 2018; 8(3): 15–22p.
Downloads
Published
Issue
Section
License
Thank you for submitting the manuscript to the Journal of VLSI Design Tools & Technology. With the online journal management system that we are using, you will be able to track its progress through the editorial process by logging in to the journal web site:
An author may request for withdrawal of his/her manuscript, within a week's
time (w.e.f. the date of submission of the manuscript). The Author is
recommended to follow strictly the Instructions in Manuscript Withdrawal
Policy (As per URL given below)
http://stmjournals.com/pdf/manuscript%20withdrawl.pdf
If you have any questions, please contact me. Thank you for considering this
journal as a venue for your work.