Implementation and Analysis of 32-bit pipelined RISC Processor Architecture
DOI:
https://doi.org/10.37591/jovdtt.v9i1.1528Abstract
Pipelining is an implementation technique, in which parallel operations are performed for several instructions simultaneously, to save time, enhance speed and for better utilization of hardware units. In this paper, 32-bit, 5-stage RISC processor is used to tag the pipeline stages to obtain the optimized results. The architecture of the processor containing several elements reduces the debugs and upholds the high performance through critical functions. When compared to our closest counterpart in implementing the pipeline technique, the occupied area of our model is reduced by 25%; and leads speed by 52%. The simulation and synthesis is carried out by the Xilinx platform with supported MATLAB graphs to describe the relationship between various parameters.
Keywords: RISC processor, Xilinx, MATLAB, pipelining
Cite this Article
P. Indira, M. Kamaraju. Implementation and Analysis of 32-bit Pipelined RISC Processor Architecture. Journal of VLSI Design Tools & Technology. 2019; 9(1): 1–14p.
Downloads
Published
Issue
Section
License
Thank you for submitting the manuscript to the Journal of VLSI Design Tools & Technology. With the online journal management system that we are using, you will be able to track its progress through the editorial process by logging in to the journal web site:
An author may request for withdrawal of his/her manuscript, within a week's
time (w.e.f. the date of submission of the manuscript). The Author is
recommended to follow strictly the Instructions in Manuscript Withdrawal
Policy (As per URL given below)
http://stmjournals.com/pdf/manuscript%20withdrawl.pdf
If you have any questions, please contact me. Thank you for considering this
journal as a venue for your work.