Characterization of High Performance Third Generation Current Conveyor using CMOS Technology
DOI:
https://doi.org/10.37591/jovdtt.v5i2.1602Abstract
In this paper, Conventional Third generation(CCIII) and Dual-Output Cascoded Third Generation Current Conveyor(DOCCIII) is presented. Here, both are simulated in ELDO SPICE Mentor Graphics using 90 nm CMOS technology at 0.8 V supply voltage. High performance cascoded current mirrors provide high output impedance. Third generation current conveyer has the advantages of wide current and voltage bandwidths, controlled intrinsic resistances at terminals X,Y and Z. By the use of high performance dual outputcascoded current mirrors provides high output impedance 21.25 MΩ and13.47MΩ instesd of inconventional CCIII output impedance 4.79 KΩ and voltage bandwidth is 704 MHz and current bandwidths are 300 MHz and greater than 1 GHz. In cascoded dual output third generation current conveyor, power dissipation is 6.94 µWand gives excellent input/output current gain.
Index Terms:CMOS Circuits,CCIII, DOCCIII, ELDO SPICE Mentor Graphics, power dissipation
Cite this Article
Megha M. Patel, Nilesh D. Patel, Characterization of High Performance Third Generation Current Conveyor using CMOS Technology, Journal of VLSI Design Tools and Technology (JoVDTT).2015; 5(2): 54–63p.
Downloads
Published
Issue
Section
License
Thank you for submitting the manuscript to the Journal of VLSI Design Tools & Technology. With the online journal management system that we are using, you will be able to track its progress through the editorial process by logging in to the journal web site:
An author may request for withdrawal of his/her manuscript, within a week's
time (w.e.f. the date of submission of the manuscript). The Author is
recommended to follow strictly the Instructions in Manuscript Withdrawal
Policy (As per URL given below)
http://stmjournals.com/pdf/manuscript%20withdrawl.pdf
If you have any questions, please contact me. Thank you for considering this
journal as a venue for your work.