Comparative Analysis of Class-AB Voltage Follower using DTMOS Transistor
DOI:
https://doi.org/10.37591/jovdtt.v5i2.1603Abstract
This paper describes a topology of voltage follower Class-AB Voltage Follower like Translinear voltage follower using MOS and DTMOS Transistor. The circuits are simulated in 90 nm technology. The results are used to compare the performance of the above voltage followers. All analysis was supported by the simulation results. The analysis are made in terms of gain, bandwidth and transient response using ELDO spice, IC station and Design architect of mentor graphics. The simulation results show, that the delay of 181.016 ps and 24.032 ps was achieved with the power dissipation of 0.20 mW and 0.050 mW in translinear voltage follower using DTMOS and MOS Transistor respectively. By using DTMOS instead of MOS transistor threshold voltage is decreased and current driving capability is increased.
Keywords: CMOS, MOSFET, Power Dissipation, Voltage Follower, Buffer, Translinear Voltage Follower, Dynamic Threshold MOS
Cite this Article
Nishtha K. Patel, Nilesh D. Patel, Comparative Analysis of Class-AB Voltage Follower using DTMOS Transistor, Journal of VLSI Design Tools and Technology (JoVDTT). 2015; 5(2): 64–70p.
Downloads
Published
Issue
Section
License
Thank you for submitting the manuscript to the Journal of VLSI Design Tools & Technology. With the online journal management system that we are using, you will be able to track its progress through the editorial process by logging in to the journal web site:
An author may request for withdrawal of his/her manuscript, within a week's
time (w.e.f. the date of submission of the manuscript). The Author is
recommended to follow strictly the Instructions in Manuscript Withdrawal
Policy (As per URL given below)
http://stmjournals.com/pdf/manuscript%20withdrawl.pdf
If you have any questions, please contact me. Thank you for considering this
journal as a venue for your work.