All-Digital Phase Locked Loop (ADPLL) as an Intellectual Property (IP) Core for an Application-specified Integrated Circuit (ASIC) Product: A Survey
DOI:
https://doi.org/10.37591/jovdtt.v5i3.1646Abstract
An all-digital phase locked loop (ADPLL) plays a great role in decreasing the development time of an application-specified integrated circuit (ASIC) products and helps to meet the time-to market requirement of product, because an ADPLL can be used as an IP core, so it is easily reusable in any design. Now a days ADPLL is being widely used in various fields such as control systems and digital communication systems. This survey paper presents the basic details of ADPLL and its recent developments in ADPLL. Implementation and function of each component of ADPLL has been described separately.
Keywords: ADPLL, DCO, frequency phase detector, loop filter, HDL, SoC, IP core
Cite this Article
Rajesh Yadav, Neeraj Kumar Shukla, Rajesh Gupta. All-Digital Phase Locked Loop (ADPLL) as an Intellectual Property (IP) Core for an Application-Specified Integrated Circuit (ASIC) Product: A Survey. Journal of VLSI Design Tools and Technology. 2015; 5(3): 12–17p.
Downloads
Published
Issue
Section
License
Thank you for submitting the manuscript to the Journal of VLSI Design Tools & Technology. With the online journal management system that we are using, you will be able to track its progress through the editorial process by logging in to the journal web site:
An author may request for withdrawal of his/her manuscript, within a week's
time (w.e.f. the date of submission of the manuscript). The Author is
recommended to follow strictly the Instructions in Manuscript Withdrawal
Policy (As per URL given below)
http://stmjournals.com/pdf/manuscript%20withdrawl.pdf
If you have any questions, please contact me. Thank you for considering this
journal as a venue for your work.