Design and Analysis of Source Current Effect on Preamplifier-Positive Feedback-based CMOS Comparator Using 90 nm Technology
DOI:
https://doi.org/10.37591/jovdtt.v3i3.2851Abstract
One of the most important and essential components of the data converter circuit is the comparator and this paper presents the implementation and characterization of the basic and simplest CMOS comparator in 90 nm technology. Once the technology scales down, the design and implementation becomes an essential issue at sub-micron and deep-sub-micron technology. The behavior of the threshold voltage in the CMOS is not a linear quantity when the parameters of the CMOS are scaled down. The paper shows implementation and characterization of the basic comparator in 90 nm technology. The simulation has been carried out for the different values of the current biasing to show how it effects the power dissipation and the delay. The implementation has been carried out using Mentor Graphics IC Studio tool and simulation is being carried out using Eldo tool.
Keywords: CMOS, deep-sub-micron technology, threshold voltage, comparator
Downloads
Published
Issue
Section
License
Thank you for submitting the manuscript to the Journal of VLSI Design Tools & Technology. With the online journal management system that we are using, you will be able to track its progress through the editorial process by logging in to the journal web site:
An author may request for withdrawal of his/her manuscript, within a week's
time (w.e.f. the date of submission of the manuscript). The Author is
recommended to follow strictly the Instructions in Manuscript Withdrawal
Policy (As per URL given below)
http://stmjournals.com/pdf/manuscript%20withdrawl.pdf
If you have any questions, please contact me. Thank you for considering this
journal as a venue for your work.