Open Access
Subscription or Fee Access
Low Power and High Speed Techniques for Sequential Circuits
Abstract
This paper proposes techniques like MT-CMOS, power gating, dual stack, Galeor and Lector to reduce the leakage power. A D-Flip Flop has been designed using these techniques and power dissipation is calculated and is compared with general CMOS logic of D Flip Flop. Simulation results show the validity of the proposed techniques is effective to save power dissipation and to increase the speed of operation of the circuits to a large extent.
Keywords: Low power, MT CMOS, Power gating, Dual stack, Galeor, Lector, High speed
Full Text:
PDFDOI: https://doi.org/10.37591/.v4i3.3236
Refbacks
- There are currently no refbacks.
Copyright (c) 2019 Journal of Power Electronics & Power Systems
eISSN: 2249–863X