Optimization of FLOTOX in EEPROM Design
Abstract
Abstract: Electrically Erasable Programmable Read-Only Memory (EEPROM) is a non-volatile memory (NVM) which is used in computers, integrated into microcontrollers for smart cards and remote keyless system, and other electronic devices to store relatively small amounts of data but allowing individual bytes to be erased and reprogrammed. Here the sizes of the floating gate & control gate have been altered to find the impacts for programming events and determine the optimum size to enhanced performance. The result shows that the Si-SiO2 and Ge-SiO2 show 98.75% EEPROM performance. The small gap between the control gate and floating gate gives 36.66 times and infinite times better performance than the normal gap and large gap sequentially between them.
Keywords: Control gate, EEPROM, floating gate, NVM, optimum
Cite this Article Farhana Sharmin. Optimization of FLOTOX in EEPROM Design. Journal of Semiconductor Devices and Circuits 2019; 6(1): 1–9p.
Keywords
Full Text:
PDFReferences
H. Maes, J . Witters, and G. Groeseneken. “Trends in non-volatile memory devices and technologies,” in Proc. 17th Euro. Solid State Device Res. Conf., 1987, pp. 743-754.
ROBERTO BEZ, DANIELE CANTARELLI, AND PAOLO CAPPELLETTI , “Experimental Transient Analysis of the Tunnel Current in EEPROM Cells” , IEEE TRANSACTIONS ON ELECTRON DEVICES. VOL. 37
Atmel Corporation, “MEMORY DEVICE AND SYSTEMIS AND METHODS FOR SELECTING MEMORY CELLS IN THE MEMORY DEVICE ”, US Patent NO: 9,595,335 B2, March 14,2017
GLOBALFOUNDRIES Singapore Pte. Ltd., “LOW COST HIGH PERFORMANCE EEPROMIDEVICE”, US Patent NO: 9,659,947 B1, May 23, 2017
Cypress Semiconductor Corporation, “SYSTEMS,METHODS, AND APPARATUS FOR MEMORY CELLS WITH COMMON SOURCE LINES ”, US Patent NO: US 9 ,818,484 B2 , November 14 , 2017
J.M. Portal, H.Aziza,D. Née, “EEPROM Memory: Threshold Voltage Built In Self Diagnosis ”, ITC INTERNATIONALTEST CONFERENCE
“Programming of a Floating Gate EEPROM Device”, Comsol multiphysics. [Online] available at https://www.comsol.com/model/download/558831/models.semicond.eeprom.pdf
Abhay Bindal, Abhijeet Kumar, Kamal Kant Sharma,“Modeling a Floating Gate EEPROM Device using Finite Element Analysis”, National Conference on Advancements in Alternate Energy Resources for Rural Applications (AERA-2015), International Journal of Computer Applications
Refbacks
- There are currently no refbacks.
Copyright (c) 2019 Journal of Semiconductor Devices and Circuits
Publisher: STM Journals, an imprint of CELNET (Consortium e-Learning Network Pvt. Ltd.)
Address: A-118, 1st Floor, Sector-63, Noida, Uttar Pradesh-201301, India
Phone no.: 0120-478-1215/ Email: [email protected]