Open Access Open Access  Restricted Access Subscription or Fee Access

An Efficient RNS Based Sparse Kogge Stone Parallel Pre-fix Adder with Filter

B. Raghavaiah, Omprakash Omprakash

Abstract


Abstract

Low power very large-scale integration (VLSI) circuits are important for designing of high performance and portable devices. Along with that the high speed, small area and low cost are also the main considerations of VLSI circuits. The importance of low power is increasing day by day because of changing trend, packaging and cooling cost, portable system and reliability. This paper presents the design of Digital FIR filter using reverse converter based RNS system with 32-bit Sparse kogge stone (SKS) parallel prefix adder. The design is simulated using Synopsys DC simulator. It is implemented using TSMC 40 technology. The RTL language used to implement the design is VERILOG. Digital filters are more often than not utilized as a part of sign preparing and correspondence methods. In the course of the years, countless techniques adventure the filters' structure and homes to achieve elite. As innovation scales, it empowers extra mind-boggling techniques that join numerous filters. In these perplexing techniques, it's general that a component to the filters works in parallel, for instance, by means of making use of a similar filter to quite a lot of data alerts. In the proposed approach the filter design is implemented with RNS system reverse converter approach which is more appropriate and eliminates the main drawbacks which is observed in the existing approach which will consume more power and area consumption. The proposed approach drastically reduces the power consumption and area occupied.

Keywords: FIR filter, Sparse Kogge Stone Adder, TSMC, RNS, reverse converter

Cite this Article

Raghavaiah B, Omprakash. An Efficient RNS Based Kogge Stone Parallel Pre-fix Adder with Filter. Journal of Semiconductor Devices and Circuits. 2018; 5(1): 43–51p.


Full Text:

PDF


DOI: https://doi.org/10.37591/josdc.v5i1.784

Refbacks

  • There are currently no refbacks.


Copyright (c) 2018 Journal of Semiconductor Devices and Circuits

Publisher: STM Journals, an imprint of CELNET (Consortium e-Learning Network Pvt. Ltd.)

Address: A-118, 1st Floor, Sector-63, Noida, Uttar Pradesh-201301, India

Phone no.: 0120-478-1215/ Email: [email protected]