Design and Optimization of Nano scale Double Gate SOI-MOSFET for Analog Applications Using SILVACO TCAD
Abstract
In this paper the structure effect on electrical characteristics of 60-nm double-gate Silicon-on-Insulator Metal-Oxide-Semiconductor Field Effect Transistor (DG-SOI-MOSFETs) is explored. These structures enable more aggressive device scaling in nano scale region because of their ability to control short channel effects. Established a scaling theory which gives guidance for the device optimization (Silicon film thickness Tsi (20nm); gate oxide thickness Tox (3nm); buried oxide thickness Tbox (200nm) and gate length LG (60nm). So that maintaining a subthreshold factor, the on/off current ratio, threshold voltage (Vth= 0.5V) and drain induced barrier lowering for a given gate length LG. Analog performance of device has been investigated interns of gm, gds, Av, ft and fmax. All these results have been simulated by using SILVACO TCAD
Full Text:
UntitledDOI: https://doi.org/10.37591/joedt.v1i1-3.4961
Refbacks
- There are currently no refbacks.
Copyright (c) 2021 Journal of Electronic Design Technology