Review Paper on Static and Dynamic Power Dissipation of Novel CMOS SRAM Cell

Abstract

VLSI design is persistently demanding for ultra-low power efficient and data stability solution. This review paper studies and analyses about various techniques to reduce leakage and dynamic power dissipation. Sleepy keeper approach, super cutoff mode, NTC method, dual-threshold approach, quiet-bitline and single bitline architecture are discussed for the power reduction. Sleepy keeper, NTC and dual-threshold approach are focused for high data stability and performance. Quite bitline architecture SRAM saves overall power compared to self-align baseline SRAM. Dynamic and leakage power reduction and read stability enhancement are reviewed and verified in 65 nm technology.

Keywords: Data stability, leakage power, dynamic power, dual threshold method, SNM: static noise margin