Design and Implementation of Low Power 8-bit Level Crossing ADC

Authors

  • vaishali gupta School of VLSI Design and Embedded Systems, National Institute of Technology, Kurukshetra, Haryana, India
  • anil kumar gupta

DOI:

https://doi.org/10.37591/jovdtt.v6i2.2985

Abstract

Implantable medical devices, electronic gadgets, wireless communication elements and many other such applications require low power electronic circuits. Analog to digital converters are essential part of most of such circuits. This paper presents a design of the level crossing analog to digital converter (LC-ADC) architecture. The proposed circuit and layout has been implemented in semi-conductor laboratory (SCL) 180 nm technology and its performance was evaluated using cadence virtuoso at supply voltage 0.8 V. DRC, LVS and PEX were performed using calibre. The pre- and post-layout simulation results have been compared using Hspice circuit simulator. The proposed ADC consumes 90 nW-184nW power in frequency range 0.005–3 kHz and takes up 0.025 mm2 silicon area.

 

Keywords: Analog to digital converter (ADC), level crossing, quantization, comparator, 1 bit digital to analog converter (DAC)

Downloads

Published

2019-08-09

Issue

Vol. 6 No. 2 (2016)

Section

Articles

License

Thank you for submitting the manuscript to the Journal of VLSI Design Tools & Technology. With the online journal management system that we are using, you will be able to track its progress through the editorial process by logging in to the journal web site:

An author may request for withdrawal of his/her manuscript, within a week's
time  (w.e.f. the date of submission of the manuscript). The Author is
recommended to follow strictly the Instructions in Manuscript Withdrawal
Policy (As per URL given below)
http://stmjournals.com/pdf/manuscript%20withdrawl.pdf


If you have any questions, please contact me. Thank you for considering this
journal as a venue for your work.