Implementation and Simulation of High-Speed Dynamic Latch Comparator for ADC

Abstract

As per emerging issues in analog-mixed signal (AMS) design towards high-speed and low power, limits the performance of high-speed applications. Circuit complexity, speed, offset voltage and resolutions are essential parameter of comparator that affects the analog-to-digital converter (ADC) performance. Based on specifications, to achieve lower offset voltage and higher load drivability of latched comparator is presented. Moreover, the circuit is able to reduce power dissipation as the topology is based on latch circuitry.  Resistor divider structure was used to design a CMOS comparator in TSMC 180 nm technology due to advantage of high speed and no static power consumption. Here, systematic offset voltage is simulated. Achieved parameters are 1.2 GHz sampling rate, above 8 bit resolution, 98 ps propagation delay, 20 mV offset voltage and 77 µW power consumption. In the end, layout was prepared on pyxis (Mentor Graphics) tool.

Keywords: Analog-to-Digital Converter (ADC), dynamic latch comparator, offset voltage, sampling rate