Analysis of Resource Utilization for a Floating-Point Complex Multiplication in FPGA

Authors

  • anitha Mary AP/IE

DOI:

https://doi.org/10.37591/jovdtt.v1i1-2-3.3166

Keywords:

Complex multiplication, Floating point, IP cores

Abstract

Complex multiplication is an important operation frequently used in the digital signal processing. This paper shows the resource utilization for a complex multiplication on Spartan3E by using a 9 bit floating point numbers. The proposed method clearly shows that resource utilization for complex multiplication is less than the IP cores proposed by the Xilinx Company. More over this paper shows how the significant and the exponent of the floating point number effect the resource utilization for a complex multiplication.

Downloads

Published

2019-08-16

Issue

Vol. 1 No. 1-2-3 (2011)

Section

Articles

License

Thank you for submitting the manuscript to the Journal of VLSI Design Tools & Technology. With the online journal management system that we are using, you will be able to track its progress through the editorial process by logging in to the journal web site:

An author may request for withdrawal of his/her manuscript, within a week's
time  (w.e.f. the date of submission of the manuscript). The Author is
recommended to follow strictly the Instructions in Manuscript Withdrawal
Policy (As per URL given below)
http://stmjournals.com/pdf/manuscript%20withdrawl.pdf


If you have any questions, please contact me. Thank you for considering this
journal as a venue for your work.