Skip to main content
Skip to main navigation menu
Skip to site footer
Open Menu
Journal of VLSI Design Tools & Technology
Current
Archives
Announcements
About
About the Journal
Submissions
Editorial Team
Privacy Statement
Contact
Search
Register
Login
Home
/
Archives
/
Vol. 1 No. 1-2-3 (2011)
Vol. 1 No. 1-2-3 (2011)
Published:
2019-08-08
Articles
An Explicit Approach to Compare Crosstalk Noise and Delay in VLSI RLC Interconnect Modeled with Skin Effect with Step and Ramp Input
shilpi lavania, sunil kumar sharma
1-8
PDF
Analysis of Resource Utilization for a Floating-Point Complex Multiplication in FPGA
anitha Mary
9-14
PDF
Analysis of VLSI Circuits Designed with Single and Dual Channel Strained Silicon MOSFETs in Nanoregime
neha sharan, ashwani rana
15-20
PDF
Automatic Switch cum Fuse IC for Low Voltage, Low Power, High Performance Current Conveyors
ashutosh tripathi
21-25
PDF
Gain Controlled Sinusoidal Oscillator Using Current Controlled Current Conveyors
Sajal K. Paul
26-30
PDF
Modelling of Skin Effect in On-Chip VLSI RLC Global Interconnect
vikas maheshwari, shilpi lavania, rajib kar, durbadal mandal, A. K. Bhattacharjee
31-44
PDF
Power Estimation for VLSI Circuits Using Neural Networks
B Srinath
45-56
PDF
Time Domain Analysis in an On-chip High Speed RLCG Interconnection Network at 0.18 µm Technology
Rajib Kar
57-67
PDF
Developed By
Open Journal Systems
Subscription
Login to access subscriber-only resources.
Language
English
Information
For Readers
For Authors
For Librarians