Performance Analysis of CMOS and FinFET Based SRAM
DOI:
https://doi.org/10.37591/jovdtt.v8i3.1309Abstract
As CMOS devices are scaled to nanometer regime, the consequences such as short channel effects and variations in the process parameters are increased which affects the reliability and performance of the circuit. In order to over these issues, FinFET can be used as a suitable replacement for CMOS as it is a promising and better technology without sacrificing the reliability and performance of the applications and the circuit design. In this study, comparison of performance of CMOS and FINFET based SRAM is done. This comparison study will help to select the better technology to design the circuits in future.
Keywords: CMOS, FinFET, short channel effect, SRAM, reliability
Cite this Article
Jeny Elsa Joji, Sreekala KS, Dhanusha PB. Performance Analysis of CMOS and FinFET Based SRAM. Journal of VLSI Design Tools & Technology. 2018; 8(3): 23–27p.
Downloads
Published
Issue
Section
License
Thank you for submitting the manuscript to the Journal of VLSI Design Tools & Technology. With the online journal management system that we are using, you will be able to track its progress through the editorial process by logging in to the journal web site:
An author may request for withdrawal of his/her manuscript, within a week's
time (w.e.f. the date of submission of the manuscript). The Author is
recommended to follow strictly the Instructions in Manuscript Withdrawal
Policy (As per URL given below)
http://stmjournals.com/pdf/manuscript%20withdrawl.pdf
If you have any questions, please contact me. Thank you for considering this
journal as a venue for your work.