Optimized AES Implementation on Leon3
DOI:
https://doi.org/10.37591/jovdtt.v5i1.1581Abstract
This paper presents implementation of AES (Advanced Encryption Standard) on LEON3 which is a soft-core processor. We have used the AMBA (Advanced Microcontroller Bus Architecture) bus for interfacing our AES IP (Intellectual Property) core with Leon3 processor. AMBA bus is an in built open source bus which comes along with Leon3 processor. We have mainly analyzed parameters such as throughput, slice utilization and compared our model based with previous work. We have presented an optimized AES implementation and have tried to get maximum efficiency and tested the design on Atlys board.
Keywords: Xilinx, LEON3, simulator, AES, AMBA, field programmable gate arrays, Spartan-6
Cite this Article:
Mishra A, Kumar S, Vasavada J, Raju KS. Optimized AES Implementation on Leon3. Journal of VLSI Design Tools and Technology (JoVDTT). 2015; 5(1): 30–33p.
Downloads
Published
Issue
Section
License
Thank you for submitting the manuscript to the Journal of VLSI Design Tools & Technology. With the online journal management system that we are using, you will be able to track its progress through the editorial process by logging in to the journal web site:
An author may request for withdrawal of his/her manuscript, within a week's
time (w.e.f. the date of submission of the manuscript). The Author is
recommended to follow strictly the Instructions in Manuscript Withdrawal
Policy (As per URL given below)
http://stmjournals.com/pdf/manuscript%20withdrawl.pdf
If you have any questions, please contact me. Thank you for considering this
journal as a venue for your work.